Apalache: symbolic model checker for TLA+

TLA+ tutorial at DISC 2021

Igor Konnov < igor@informal.systems>



Material for this talk

[github.com/informalsystems/tla-apalache-workshop]



specs,
Commands,
longer talk



apalache.informal.systems =



Apalache Manual

Authors: Igor Konnov, Jure Kukovec, Andrey Kuprianov, Shon Feder

Contact: {igor,andrey,shon} at informal.systems, jkukovec at forsyte.at

Apalache is a symbolic model checker for TLA+. (Still looking for a better tool name.) Our checker is a recent alternative to TLC. Whereas TLC enumerates the states produced by behaviors of a TLA+ specification, Apalache translates the verification problem to a set constraints. These constraints are solved by an SMT solver, for instance, by Microsoft's Apalache operates on formulas (i.e., symbolicly), not by enumerating states one by one enumeration).

Apalache is working under the following assumptions:

- 1. As in TLC, all specification parameters are fixed and finite, i.e., the system state is with integers, finite sets, and functions of finite domains and co-domains.
- As in TLC, all data structures evaluated during an execution are finite, e.g., a syste specification cannot operate on the set of all integers.
- 3. Only finite executions of bounded length are analyzed.




apalache.informal.systems/docs/



Example:








clock synchronization



Clock sync. problem





Property: bounded clock skew

$$|AC(p) - AC(q)| \le \epsilon$$
 for $p, q \in Proc$




Algorithm 20 A clock synchronization algorithm for n processors: code for processor p_i , $0 \le i \le n-1$.

initially diff[i] = 0

- 1: at first computation step:
- 2: send HC (current hardware clock value) to all other processors
- 3: upon receiving message T from some p_j :
- 4: diff[j] := T + d u/2 HC
- 5: if a message has been received from every other processor then

6:
$$adj := \frac{1}{n} \sum_{k=0}^{n-1} diff[k]$$






How to turn 6 lines of pseudo-code

+ 9 pages of math text

into 170 lines of TLA+

Incremental spec writing



skew invariant

Version 1: introduce clocks (1)

```
- MODULE ClockSync1
 'Incremental TLA+ specification of the clock synchronization algorithm from:
                                                                                           EXTENDS Integers
 Hagit Attiya, Jennifer Welch. Distributed Computing. Wiley Interscience, 2004,
 p. 147, Algorithm 20.
 'Assumptions: timestamps are natural numbers, not reals.
                                                                                           VARIABLES
* Version 1: Setting up the clocks
EXTENDS Integers
                                                                                                       the reference clock, inaccessible to the processes
VARIABLES
   the reference clock, inaccessible to the processes
   @type: Int;
                                                                                                       @type: Int;
   time,
   hardware clock of a process
   @type: Str \to Int;
                                                                                                    time,
   clock adjustment of a process
   @type: Str \to Int;
                                                                                                       hardware clock of a process
 ©type: Str \rightarrow Int;
we fix the set to contain two processes
Proc \triangleq \{\text{"p1"}, \text{"p2"}\}
the adjusted clock of process i
                                                                                                    hc,
AC(i) \stackrel{\Delta}{=} hc[i] + adj[i]
clock adjustment of a process
Initialization
Init \stackrel{\triangle}{=}
                                                                                                      ©type: Str \rightarrow Int;
 \land time \in Nat
 \land hc \in [Proc \rightarrow Nat]
 \land adj = [p \in Proc \mapsto 0]
 let the time flow
AdvanceClocks(delta) \stackrel{\Delta}{=}
 \land delta > 0
 \wedge time' = time + delta
 \wedge hc' = [p \in Proc \mapsto hc[p] + delta]
```

all actions together

 \wedge UNCHANGED adj

Version 1: introduce clocks (2)

```
- MODULE ClockSync1
 'Incremental TLA+ specification of the clock synchronization algorithm from:
 Hagit Attiya, Jennifer Welch. Distributed Computing. Wiley Interscience, 2004,
 p. 147, Algorithm 20.
 'Assumptions: timestamps are natural numbers, not reals.
* Version 1: Setting up the clocks
EXTENDS Integers
VARIABLES
    the reference clock, inaccessible to the processes
    @type: Int;
   time,
    hardware clock of a process
    @type: Str \to Int;
    clock adjustment of a process
    @type: Str \to Int;
 we fix the set to contain two processes
Proc \triangleq \{\text{"p1"}, \text{"p2"}\}
the adjusted clock of process i
AC(i) \stackrel{\Delta}{=} hc[i] + adj[i]
 Initialization
Init \stackrel{\Delta}{=}
 \land time \in Nat
 \land hc \in [Proc \rightarrow Nat]
 \land adj = [p \in Proc \mapsto 0]
 let the time flow
AdvanceClocks(delta) \stackrel{\Delta}{=}
 \wedge delta > 0
 \wedge time' = time + delta
 \wedge hc' = [p \in Proc \mapsto hc[p] + delta]
 \wedge UNCHANGED adj
```

all actions together

we fix the set to contain two processes

$$Proc \triangleq \{\text{"p1", "p2"}\}$$

the adjusted clock of process i

$$AC(i) \stackrel{\Delta}{=} hc[i] + adj[i]$$

Initialization

$$Init \stackrel{\triangle}{=}$$

$$\land time \in Nat$$

$$\land hc \in [Proc \rightarrow Nat]$$

$$\land adj = [p \in Proc \mapsto 0]$$

Bounded data structures!

Version 1: introduce clocks (3)

```
- MODULE ClockSync1
 'Incremental TLA+ specification of the clock synchronization algorithm from:
 Hagit Attiya, Jennifer Welch. Distributed Computing. Wiley Interscience, 2004,
  p. 147, Algorithm 20.
 'Assumptions: timestamps are natural numbers, not reals.
* Version 1: Setting up the clocks
EXTENDS Integers
VARIABLES
     the reference clock, inaccessible to the processes
     @type: Int;
    time,
     hardware clock of a process
     @type: Str \to Int;
     clock adjustment of a process
     @type: Str \rightarrow Int;
 ************************* DEFINITIONS *********************
 we fix the set to contain two processes
Proc \triangleq \{\text{"p1"}, \text{"p2"}\}
the adjusted clock of process i
AC(i) \stackrel{\Delta}{=} hc[i] + adj[i]
 Initialization
Init \stackrel{\triangle}{=}
  \land time \in Nat
 \land hc \in [Proc \rightarrow Nat]
 \land adj = [p \in Proc \mapsto 0]
 let the time flow
AdvanceClocks(delta) \triangleq
 \land delta > 0
 \wedge time' = time + delta
 \wedge hc' = [p \in Proc \mapsto hc[p] + delta]
```

```
*********
                                       ACTIONS
 let the time flow
AdvanceClocks(delta) \stackrel{\triangle}{=}
   \wedge delta > 0
  \wedge time' = time + delta
  \land hc' = [p \in Proc \mapsto hc[p] + delta]
   \land UNCHANGED adj
 all actions together
Next \stackrel{\triangle}{=}
  \exists delta \in Int:
    AdvanceClocks(delta)
```

all actions together

 \wedge UNCHANGED adj

Run apalache

```
igor@pumpkin:~/devl/informal/tla-apalache-workshop/examples/clock-sync
                                                  ₹#1
```

bounded model checking explained

Symbolic execution

Frame 0	Frame 1	Frame 2	 Frame 10
$time_0 = 0$	$time_1 = time_0 + \delta_1$	$time_2 = time_1 + \delta_2$	$time_{10} = time_9 + \delta_{10}$
$hc[1]_0 = c_1$ $hc[2]_0 = c_2$	$hc[1]_1 = hc[1]_0 + \delta_1$ $hc[2]_1 = hc[2]_0 + \delta_1$	$hc[1]_2 = hc[1]_1 + \delta_2$ $hc[2]_2 = hc[2]_1 + \delta_2$	$hc[1]_{10} = hc[1]_9 + \delta_{10}$ $hc[2]_{10} = hc[2]_9 + \delta_{10}$
$adj[1]_0 = 0$ $adj[2]_0 = 0$	$adj_1 = adj_0$	$adj_2 = adj_1$	$adj_{10} = adj_9$

A frame represents multiple concrete states (symbolically)



Bounded model checking (0 steps)

Apalache: satisfiable?

Z3: Yes, here is a model

Apalache: one more step



Bounded model checking (1 step)

 $hc[1]_1 = hc[1]_0 + \delta_1$ Apalache: satisfiable?

 $hc[2]_1 = hc[2]_0 + \delta_1$ Z3: Yes, here is a model

Apalache: one more step




Bounded model checking (2 steps)



Symbolic exploration


By default, Apalache:





- finds enabled actions, e.g., AdvanceClocks
- adds non-deterministic choice of one enabled action
- extends the symbolic execution by one more step
- until the bound is reached, e.g., 10 steps





Symbolic vs. concrete executions

$$time_1 = time_0 + \delta_1 \qquad time_2 = time_1 + \delta_2$$

infinitely many solutions: infinite number of states and executions!

$$adj_1 = adj_0 \qquad \qquad adj_2 = adj_1$$



Checking an invariant (candidate)

the adjusted clock of process
$$i$$

$$AC(i) \stackrel{\triangle}{=} hc[i] + adj[i]$$

NaiveSkewInv
$$\triangleq$$

 $\forall p, q \in Proc:$
 $AC(p) = AC(q)$



```
000
                      igor@pumpkin:~/devl/informal/tla-apalache-workshop/examples/clock-sync
                                                                  I@15:59:54.017
 > Your types are great!
 > All expressions are typed
                                                                  I@15:59:54.018
PASS #13: BoundedChecker
                                                                  I@15:59:54.064
Step 0: picking a transition out of 1 transition(s)
                                                                  I@15:59:54.539
Step 1: picking a transition out of 1 transition(s)
                                                                  I@15:59:54.591
Step 2: picking a transition out of 1 transition(s)
                                                                  I@15:59:54.622
Step 3: picking a transition out of 1 transition(s)
                                                                  I@15:59:54.653
                                                                  I@15:59:54.687
Step 4: picking a transition out of 1 transition(s)
Step 5: picking a transition out of 1 transition(s)
                                                                  I@15:59:54.715
Step 6: picking a transition out of 1 transition(s)
                                                                  I@15:59:54.750
Step 7: picking a transition out of 1 transition(s)
                                                                  I@15:59:54.782
Step 8: picking a transition out of 1 transition(s)
                                                                  I@15:59:54.824
Step 9: picking a transition out of 1 transition(s)
                                                                  I@15:59:54.856
Step 10: picking a transition out of 1 transition(s)
                                                                  I@15:59:54.884
The outcome is: NoError
                                                                  I@15:59:54.904
                                                                  I@15:59:54.908
PASS #14: Terminal
                                                                  I@15:59:54.911
Checker reports no error up to computation length 10
It took me 0 days 0 hours 0 min 3 sec
                                                                  I@15:59:54.914
Total time: 3.813 sec
                                                                  I@15:59:54.916
EXITCODE: OK
            igor@pumpkin ...tla-apalache-workshop/examples/clock-sync
```

Writing basic tests

```
MODULE MC\_ClockSync1 —
VARIABLES
      the reference clock, inaccessible to the processes
      @type: Int;
     time,
      hardware clock of a process
      @type: Str \to Int;
      clock adjustment of a process
      @type: Str \rightarrow Int;
INSTANCE ClockSync1
 test that the clocks are non-decreasing
Test1\_Init \stackrel{\triangle}{=}
  \land time \in Nat
  \land hc \in [Proc \rightarrow Nat]
  \land adj \in [Proc \rightarrow Int]
Test1\_Next \triangleq
  \exists delta \in Int:
    AdvanceClocks(delta)
Test1\_Inv \stackrel{\triangle}{=}
  \land time' \ge time
  \land \forall p \in Proc : hc'[p] \ge hc[p]
```

INSTANCE ClockSync1

```
test that the clocks are non-decreasing
Test1\_Init \stackrel{\triangle}{=}
   \land time \in Nat
   \land hc \in [Proc \rightarrow Nat]
   \land adj \in [Proc \rightarrow Int]
Test1\_Next \triangleq
  \exists delta \in Int:
     AdvanceClocks(delta)
Test1\_Inv \stackrel{\triangle}{=}
   \land time' > time
   \land \forall p \in Proc : hc'[p] \ge hc[p]
```



version 2: sending messages

States

```
CONSTANTS
      minimum message delay
      @type: Int;
    t_min,
     maximum message delay
     @type: Int;
    t\_max
ASSUME (t_-min \ge 0 \land t_-max \ge t_-min)
VARIABLES
      the reference clock, inaccessible to the processes
      @type: Int;
    time,
      hardware clock of a process
      @type: Str \to Int;
      clock adjustment of a process
     @type: Str \rightarrow Int;
    adj,
     messages sent by the processes
     @type: Set([src:Str, ts:Int]);
    msgs,
     the control state of a process
      @type: Str \to Str;
    state
 ****** DEFINITIONS ****
 we fix the set to contain two processes
Proc \stackrel{\Delta}{=} \{ \text{"p1"}, \text{"p2"} \}
 control states
State \triangleq \{ \text{"init"}, \text{"sent"}, \text{"done"} \}
 the adjusted clock of process i
```

CONSTANTS

```
minimum message delay @type: Int;
t\_min,
maximum message delay @type: Int;
t\_max
```

ASSUME $(t_min \ge 0 \land t_max \ge t_min)$

VARIABLES

25


```
messages sent by the processes @type: Set([src:Str,ts:Int]); msgs, the control state of a process @type: Str \to Str; state
```

Action SendMsg

```
AC(i) \stackrel{\Delta}{=} hc[i] + adj[i]
 Initialization
Init \stackrel{\triangle}{=}
  \land time \in Nat
  \land hc \in [Proc \rightarrow Nat]
  \land adj = [p \in Proc \mapsto 0]
  \land state = [p \in Proc \mapsto "init"]
  \land msgs = \{\}
 ****** ACTIONS ******
 send the value of the hardware clock
SendMsg(p) \triangleq
  \wedge state[p] = "init"
  \land msgs' = msgs \cup \{[src \mapsto p, ts \mapsto hc[p]]\}
  \land state' = [state \ EXCEPT \ ![p] = "sent"]
  \land UNCHANGED \langle time, hc, adj \rangle
 let the time flow
AdvanceClocks(delta) \triangleq
  \wedge delta > 0
  \wedge time' = time + delta
  \wedge hc' = [p \in Proc \mapsto hc[p] + delta]
  \land UNCHANGED \langle adj, msgs, state \rangle
 all actions together
Next \triangleq
  \vee \exists delta \in Int:
       AdvanceClocks(delta)
   \lor \exists p \in Proc:
       SendMsg(p)
```

```
all actions together Next \triangleq \\ \lor \exists \ delta \in Int: \\ AdvanceClocks(delta) \\ \lor \exists \ p \in Proc: \\ SendMsg(p)
```

Testing 2.1



 $\land state \in [Proc \rightarrow State]$ $\wedge \exists t \in [Proc \to Int]:$ $msgs \in \text{SUBSET} \{ [src \mapsto p, ts \mapsto t[p]] : p \in Proc \}$

test that the clocks are non-decreasing

 $Test1_Init \triangleq$ TypeInit

 $Test1_Next \triangleq$ $\exists delta \in Int:$ AdvanceClocks(delta)

 $Test1_Inv \stackrel{\triangle}{=}$ $\land time' \ge time$ $\land \forall p \in Proc : hc'[p] \ge hc[p]$ $\land time \in Nat$

 $\land hc \in [Proc \rightarrow Nat]$

 $\land adj \in [Proc \rightarrow Int]$

 $\land state \in [Proc \rightarrow State]$

 $\land \exists t \in [Proc \rightarrow Int]:$

 $msgs \in \text{SUBSET} \{ [src \mapsto p, ts \mapsto t[p]] : p \in Proc \}$

recall, bounded

data structures!

Testing 2.2

```
igor@pumpkin:~/devl/informal/tla-apalache-workshop/examples/clock-sync
PASS #12: PostTypeCheckerSnowcat
                                                                    I@09:23:24.646
 > Running Snowcat .::.
                                                                    I@09:23:24.647
 > Your types are great!
                                                                    I@09:23:25.260
 > All expressions are typed
                                                                    I@09:23:25.261
PASS #13: BoundedChecker
                                                                    I@09:23:25.343
State 0: Checking 1 state invariants
                                                                    I@09:23:25.917
Step 0: picking a transition out of 1 transition(s)
                                                                    I@09:23:25.943
State 1: Checking 1 state invariants
                                                                    I@09:23:25.996
Step 1: picking a transition out of 1 transition(s)
                                                                    I@09:23:26.011
State 2: Checking 1 state invariants
                                                                    I@09:23:26.049
Step 2: picking a transition out of 1 transition(s)
                                                                    I@09:23:26.064
Step 3: Transition #0 is disabled
                                                                    I@09:23:26.092
Found a deadlock. Check the counterexample in: counterexample0.tla, MC0.out, cou
nterexample0.json E@09:23:26.214
The outcome is: Deadlock
                                                                    I@09:23:26.230
Checker has found an error
                                                                    I@09:23:26.233
It took me 0 days 0 hours 0 min 5 sec
                                                                    I@09:23:26.236
Total time: 5.169 sec
                                                                    I@09:23:26.237
EXITCODE: ERROR (12)
11:23:27 igor@pumpkin ...tla-apalache-workshop/examples/clock-sync
                          ⊅ main x * * 7s
```

```
test that messages are sent
Test2\_Inv \stackrel{\triangle}{=}
  \forall p \in Proc:
     state[p] = "sent" \equiv
        \exists m \in msgs:
           m.src = p
Test2\_Init \stackrel{\triangle}{=}
   \land TypeInit
   \land Test2\_Inv
Test2\_Next \stackrel{\triangle}{=}
  \exists p \in Proc:
     SendMsq(p)
```



version 3: receiving messages

Receive messages

```
MODULE ClockSync3
 * Incremental TLA+ specification of the clock synchronization algorithm from:
 * Hagit Attiya, Jennifer Welch. Distributed Computing. Wiley Interscience, 2004,
 * p. 147, Algorithm 20.
 * Assumptions: timestamps are natural numbers, not reals.
 * Version 3: Receiving messages
 * Version 2: Sending messages
* Version 1: Setting up the clocks
EXTENDS Integers
                                                                                               State \stackrel{\triangle}{=} \{ \text{"init", "sent", "sync"} \}
CONSTANTS
                                                                                                the adjusted clock of process a
     minimum message delay
                                                                                               AC(i) \stackrel{\Delta}{=} hc[i] + adj[i]
     @type: Int;
    t_{-}min.
                                                                                                 maximum message delay
                                                                                                 Initialization
     @type: Int;
                                                                                               Init \stackrel{\triangle}{=}
   t\_max
                                                                                                 \land time \in Nat
ASSUME (t\_min \ge 0 \land t\_max \ge t\_min)
                                                                                                 \land hc \in [Proc \rightarrow Nat]
                                                                                                 \wedge adj = [p \in Proc \mapsto 0]
VARIABLES
                                                                                                  \land state = [p \in Proc \mapsto "init"]
     the reference clock, inaccessible to the processes
                                                                                                  \land msgs = \{\}
     @type: Int;
                                                                                                  \land rcvd = [p \in Proc \mapsto \{\}]
    time,
     hardware clock of a process
                                                                                                 @type: Str \rightarrow Int;
                                                                                                 send the value of the hardware clock
                                                                                               SendMsq(p) \triangleq
     clock adjustment of a process
     @type: Str \rightarrow Int;
                                                                                                 \wedge state[p] = "init"
                                                                                                  \land msgs' = msgs \cup \{[src \mapsto p, ts \mapsto hc[p]]\}
     messages sent by the processes
                                                                                                  \wedge state' = [state \ EXCEPT \ ![p] = "sent"]
      @type: Set([src:Str, ts:Int]); 
                                                                                                  \land UNCHANGED \langle time, hc, adj, rcvd \rangle
                                                                                                 receive a message sent by another process
     messages received by the processes
                                                                                               ReceiveMsg(p) \stackrel{\Delta}{=}
     ©type: Str \rightarrow Set([src:Str, ts:Int]);
                                                                                                 \land \exists m \in msgs
                                                                                                      \wedge m \notin rcvd[p]
     the control state of a process
                                                                                                       the message cannot be received earlier than after t\_min
     @type: Str \to Str;
                                                                                                      \wedge hc[m.src] > m.ts + t\_min
                                                                                                      \wedge rcvd' = [rcvd \ EXCEPT \ ![p] = rcvd[p] \cup \{m\}]
 \land UNCHANGED \langle time, hc, msgs, adj, state \rangle
 we fix the set to contain two processes
                                                                                                 let the time flow
Proc \stackrel{\triangle}{=} \{ \text{"p1"}, \text{"p2"} \}
                                                                                                AdvanceClocks(delta) \triangleq
                                                                                                 \wedge delta > 0
                                                                                                   clocks can be advanced only if there is no pending message
                                                                                                  \land \forall m \in msgs:
                                                                                                      hc[m.src] + delta > t\_max \Rightarrow
                                                                                                            \forall p \in Proc:
```

 $m \in rcvd[m.src]$

 \land UNCHANGED $\langle adj, msgs, state, rcvd \rangle$

 $\wedge hc' = [p \in Proc \mapsto hc[p] + delta]$

clocks are advanced uniformly

 $\wedge time' = time + delta$

```
messages received by the processes  \text{@type: } Str \to Set([src:Str,\ ts:Int]); \\ rcvd,
```

```
FNCHANGED \langle time, hc, msgs, adj, state \rangle

AdvanceClocks(delta) \triangleq \\ \land delta > 0

clocks can be advanced only if there is no pending message

\land \forall m \in msgs: \\ hc[m.src] + delta > t\_max \Rightarrow \\ \forall p \in Proc: \\ m \in rcvd[m.src]

clocks are advanced uniformly

\land time' = time + delta

\land hc' = [p \in Proc \mapsto hc[p] + delta]
```

 \land UNCHANGED $\langle adj, msgs, state, rcvd \rangle$

Testing 3.1

```
igor@pumpkin:~/devl/informal/tla-apalache-workshop/examples/clock-sync
 > Running analyzers...
                                                                   I@09:24:16.228
  > Introduced expression grades
                                                                   I@09:24:16.273
  > Introduced 2 formula hints
                                                                   I@09:24:16.274
PASS #12: PostTypeCheckerSnowcat
                                                                   I@09:24:16.277
 > Running Snowcat .::.
                                                                   I@09:24:16.278
 > Your types are great!
                                                                   I@09:24:16.875
 > All expressions are typed
                                                                   I@09:24:16.876
PASS #13: BoundedChecker
                                                                   I@09:24:16.959
                                                                  I@09:24:17.502
State 0: Checking 1 state invariants
                                                                  I@09:24:17.527
Step 0: picking a transition out of 1 transition(s)
State 1: Checking 1 state invariants
                                                                   I@09:24:17.574
Step 1: picking a transition out of 1 transition(s)
                                                                   I@09:24:17.593
The outcome is: NoError
                                                                   I@09:24:17.609
PASS #14: Terminal
                                                                   I@09:24:17.613
Checker reports no error up to computation length 1
                                                                   I@09:24:17.617
It took me 0 days 0 hours 0 min 4 sec
                                                                   I@09:24:17.621
Total time: 4.827 sec
                                                                   I@09:24:17.622
EXITCODE: OK
            igor@pumpkin > ...tla-apalache-workshop/examples/clock-sync
```

```
test that messages are received within [t\_min, t\_max] Test3\_Inv \stackrel{\triangle}{=} \land \forall m \in msgs:
```

```
Test3\_Init \triangleq \\ \land TypeInit \\ \land Test3\_Inv
Test3\_Next \triangleq \\ \lor \exists \ delta \in Int : \\ AdvanceClocks(delta) \\ \lor \exists \ p \in Proc : \\ ReceiveMsg(p)
```

version 4: adjusting clocks

Adjust clocks

```
\land time \in Nat
   \land hc \in [Proc \rightarrow Nat]
   \land adj = [p \in Proc \mapsto 0]
   \wedge diff = [\langle p, q \rangle \in Proc \times Proc \mapsto 0]
   \land state = [p \in Proc \mapsto "init"]
   \land msgs = \{\}
   \land rcvd = [p \in Proc \mapsto \{\}]
  send the value of the hardware clock
 SendMsg(p) \stackrel{\Delta}{=}
   \wedge state[p] = "init"
   \land \, msgs' = msgs \cup \{[src \mapsto p, \, ts \mapsto hc[p]]\}
   \land state' = [state \ EXCEPT \ ![p] = "sent"]
   \land UNCHANGED \langle time, hc, adj, diff, revd \rangle
  If the process has received a message from all processes
   then adjust the clock. Otherwise, accumulate the difference
   ©type: (Str, \langle Str, Str \rangle \to Int,
      Set([src:Str, ts:Int])) \Rightarrow Bool;
 AdjustClock(p, newDiff, newRcvd) \triangleq
  LET fromAll \triangleq \{m.src : m \in newRcvd\} = Procin
   IF fromAll
       Assuming that Proc = \{ \text{"p1"}, \text{"p2"} \}.
      See ClockSync5 for the general case.
     \land adj' = [adj \text{ EXCEPT } ! [p] = (newDiff[p, "p1"] + newDiff[p, "p2"]) \div 2]
     \land state' = [state \ EXCEPT \ ![p] = "sync"]
     UNCHANGED \langle adj, state \rangle
 Adjust the clock if the message has been received from all processes.
ReceiveMsg(p) \stackrel{\triangle}{=}
 \wedge state[p] = "sent"
 \wedge \exists m \in msgs :
      \land m \notin rcvd[p]
       the message cannot be received earlier than after t\_min
       \land hc[m.src] \ge m.ts + t\_min
        accumulate the difference and adjust the clock if possible
       \wedge LET delta \stackrel{\triangle}{=} m.ts - hc[p] + (t_-min + t_-max) \div 2 IN
        Let newDiff \triangleq [diff \text{ except } ![p, m.src] = delta]in
        LET newRcvd \stackrel{\triangle}{=} rcvd[p] \cup \{m\}IN
          \land AdjustClock(p, newDiff, newRcvd)
          \land rcvd' = [rcvd \text{ EXCEPT } ![p] = newRcvd]
          \wedge diff' = newDiff
 \land UNCHANGED \langle time, hc, msgs \rangle
 let the time flow
AdvanceClocks(delta) \triangleq
 \land delta > 0
   clocks can be advanced only if there is no pending message
 \land \forall m \in msqs:
       hc[m.src] + delta > t\_max \Rightarrow
            \forall p \in Proc:
                m \in rcvd[m.src]
   clocks are advanced uniformly
 \wedge time' = time + delta
 \wedge hc' = [p \in Proc \mapsto hc[p] + delta]
 \land UNCHANGED \langle adj, diff, msgs, state, rcvd \rangle
 all actions together
 \vee \exists delta \in Int :
       AdvanceClocks(delta)
  \vee \exists p \in Proc:
       \vee SendMsg(p)
```

 $\vee ReceiveMsg(p)$

```
If the process has received a message from all processes, then adjust the clock. Otherwise, accumulate the difference.  

①type: (Str, \langle Str, Str \rangle \to Int,
Set([src:Str, ts:Int])) \Rightarrow Bool;
AdjustClock(p, newDiff, newRcvd) \triangleq
LET fromAll \triangleq \{m.src: m \in newRcvd\} = ProcIN
IF fromAll
THEN
Assuming that <math>Proc = \{\text{"p1"}, \text{"p2"}\}.
See ClockSync5 \text{ for the general case.}
\land adj' = [adj \text{ EXCEPT } ![p] = (newDiff[p, \text{"p1"}] + newDiff[p, \text{"p2"}]) \div 2]
\land state' = [state \text{ EXCEPT } ![p] = \text{"sync"}]
ELSE
```

UNCHANGED $\langle adj, state \rangle$

Adjust the clock if the message has been received from all processes. $ReceiveMsg(p) \stackrel{\triangle}{=}$

 $\land state[p] = "sent"$

 $\wedge \exists m \in msgs:$

 $\land m \notin rcvd[p]$

the message cannot be received earlier than after t_min

 $\land hc[m.src] \ge m.ts + t_min$

accumulate the difference and adjust the clock if possible

 $\land \text{LET } delta \stackrel{\triangle}{=} m.ts - hc[p] + (t_min + t_max) \div 2 \text{ IN}$ $\text{LET } newDiff \stackrel{\triangle}{=} [diff \text{ EXCEPT } ![p, m.src] = delta] \text{IN}$ $\text{LET } newRcvd \stackrel{\triangle}{=} rcvd[p] \cup \{m\} \text{IN}$ $\land AdjustClock(p, newDiff, newRcvd)$

 $\land rcvd' = |rcvd| \text{ except } !|p| = newRcvd|$

 $\wedge diff' = newDiff$

 \land UNCHANGED $\langle time, hc, msgs \rangle$

Specifying bounded clock skew

```
Theorem 6.15 from AW04:
 Algorithm achieves u * (1 - 1/n)-synchronization for n processors.
SkewInv \triangleq
     LET allSync \stackrel{\triangle}{=}
           \forall p \in Proc: state[p] = "sync"
     IN
     LET boundedSkew \stackrel{\triangle}{=}
           LET bound \triangleq (t_max - t_min) * (NProc - 1)
           IN
           \forall p, q \in Proc:
              LET df \triangleq AC(p) - AC(q)
               IN
                -bound \le df * NProc \land df * NProc \le bound
     IN
     allSync \Rightarrow boundedSkew
```



Check SkewInv



```
igor@pumpkin:~/devl/informal/tla-apalache-workshop/examples/clock-sync
Checker options: filename=MC_Clock4.tla, init=, next=, inv=ClockSkewInv I@15:39:
22.451
Tuning:
                                                                  I@15:39:23.047
PASS #0: SanyParser
                                                                  I@15:39:23.050
File does not exist: /opt/apalache/src/tla/var/apalache/MC_Clock4.tla while look
ing in these directories: /opt/apalache/src/tla/, jar:file:/opt/apalache/mod-dis
tribution/target/apalache-pkg-0.16.3-SNAPSHOT-full.jar!/tla2sany/StandardModules
Error by TLA+ parser: *** Abort messages: 1
Unknown location
Cannot find source file for module /var/apalache/MC_Clock4.tla.
 E@15:39:23.125
It took me 0 days 0 hours 0 min 0 sec
                                                                  I@15:39:23.129
Total time: 0.841 sec
                                                                  I@15:39:23.132
17:39:24 igor@pumpkin ...tla-apalache-workshop/examples/clock-sync
```

Analyzing the counterexample

```
(* Transition 2 to State8 *)
                                        Adjusting own
State8 =
                                            clocks!
  adj = "p1" :> -42 @@ "p2" :> -2
    ∧ diff
      = ((<<"p1", "p1">>> :> -3 ᠗᠗ <<"p2", "p1">>> :> -1) ᠗᠗ <<"p1", "p2">>> :> -81)
        aa << "p2", "p2">> :> −3
    ∧ hc = "p1" :> 167 ᠗᠗ "p2" :> 165
    \land msgs = { [src \mapsto "p1", ts \mapsto 34], [src \mapsto "p2", ts \mapsto 32] }
     ∧ rcvd
      = "p1" :> { [src \mapsto "p1", ts \mapsto 34], [src \mapsto "p2", ts \mapsto 32] }
         @@ "p2" :> { [src \mapsto "p1", ts \mapsto 34], [src \mapsto "p2", ts \mapsto 32] }
    ∧ state = "p1" :> "sync" ᠗᠗ "p2" :> "sync"
     \wedge time = 133
```



Check the pseudo-code

Algorithm 20 A clock synchronization algorithm for n processors: code for processor p_i , $0 \le i \le n-1$.

```
initially diff[i] = 0
```

- 1: at first computation step:
- 2: send HC (current hardware clock value) to all other processors
- 3: upon receiving message T from some p_j :
- 4: diff[j] := T + d u/2 HC
- 5: if a message has been received from every other processor then

6:
$$adj := \frac{1}{n} \sum_{k=0}^{n-1} diff[k]$$





Fix in ClockSync5

```
igor@pumpkin:~/devl/informal/tla-apalache-workshop/examples/clock-sync
 apala
```

what about t_{min} and t_{max} ?

Parameterized time bounds

```
\begin{aligned} & \text{ASSUME}(t_{min} < t_{max}) \\ & \text{use } -cinit = ConstInit \text{ to check for all } t\_min \text{ and } t\_max \\ & ConstInit \stackrel{\triangle}{=} \\ & \land t\_min \in Nat \\ & \land t\_max \in Nat \end{aligned}
```

apalache check -cinit=ConstInit\
--inv=SkewInv MC_ClockSync6.tla



error due to integer rounding!

Fix by increasing the bounds:



LET
$$bound \triangleq (t_max - t_min) * (NProc - 1) + NProc * NProc$$



Next steps

Does it work?

- Parameterize by the set of processes: ClockSync6p



- Check 4 unit tests



- Check for 2 and 3 processes



- Check for arbitrary t_{min} and t_{max} (with ConstInit)





- Check an inductive invariant






Inductive invariants

Find a predicate *IndInv* over states:


- 1. $Init \Rightarrow IndInv$
- 2. $IndInv \land Next \Rightarrow IndInv'$
- 3. $IndInv \Rightarrow SkewInv$




Shallow queries of length 0 and 1 in Apalache!

[need one more session]

github.com/informalsystems/apalache =






chat in zulip





Our mission is to bring verifiability to distributed systems and organizations.

Our vision is an open-source ecosystem of cooperatively owned and governed distributed organizations running on reliable distributed systems.





Formal Verification Tools

We build formal verification tools that we leverage in our protocol design, engineering, and security audits



Apalache

Symbolic model checker for TLA+ – formally verify TLA+ specifications for real-world distributed systems protocols



Model Based Testing

A methodology and tool used to auto-generate tests for real implementations from an underlying TLA+ model.



Blockchain Infrastructure

We are core developers of the Tendermint and IBC projects, with a focus on software implementations in Rust.



tendermint-rs

Tendermint is a Byzantine
Fault Tolerant state
machine replication engine
for applications written in
Rust.



ibc-rs

Inter-Blockchain
Communication (IBC) is a protocol for secure, packet-based communication between distinct blockchains.



Hermes

Hermes is an open-source Rust implementation of a relayer for IBC, released under the ibc-relayer-cli crate.

