

# Apalache: symbolic model checker for TLA<sup>+</sup>

TLA+ tutorial at DISC 2021

Igor Konnov <[igor@informal.systems](mailto:igor@informal.systems)>

# Material for this talk

[ [github.com/informalsystems/tla-apalache-workshop](https://github.com/informalsystems/tla-apalache-workshop) ]



*specs,  
commands,  
longer talk*

# apalache.informal.systems ↩



Apalache Documentation

## Apalache Manual

**Authors:** Igor Konnov, Jure Kukovec, Andrey Kuprianov, Shon Feder

**Contact:** {igor, andrey, shon} at informal.systems, jkukovec at forsyte.at

Apalache is a symbolic model checker for [TLA+](#). *(Still looking for a better tool name.)* Our checker is a recent alternative to [TLC](#). Whereas TLC enumerates the states produced by behaviors of a TLA+ specification, Apalache translates the verification problem to a set of constraints. These constraints are solved by an [SMT solver](#), for instance, by [Microsoft's](#) [Z3](#). Apalache operates on formulas (i.e., *symbolically*), not by enumerating states one by one (*enumeration*).


Apalache is working under the following assumptions:

1. As in TLC, all specification parameters are fixed and finite, i.e., the system state is with integers, finite sets, and functions of finite domains and co-domains.
2. As in TLC, all data structures evaluated during an execution are finite, e.g., a system specification cannot operate on the set of all integers.
3. Only finite executions of bounded length are analyzed.

```
igor@pumpkin:~/dev/informal/tla-apalache-workshop/examples/clock-sync
15:55:02 igor@pumpkin > ...tla-apalache-workshop/examples/clock-sync 2.7.1
1 3.8.6 2.7.17 ↩ main ✖ ★
$
```

[apalache.informal.systems/docs/](https://apalache.informal.systems/docs/)


**Example:**



**clock synchronization**



# Clock sync. problem



# Property: bounded clock skew

$$|AC(p) - AC(q)| \leq \epsilon \quad \text{for } p, q \in Proc$$

---

**Algorithm 20** A clock synchronization algorithm for  $n$  processors:


---

code for processor  $p_i$ ,  $0 \leq i \leq n - 1$ .

---

initially  $diff[i] = 0$

- 1: at first computation step:
  - 2: send  $HC$  (current hardware clock value) to all other processors
  - 3: upon receiving message  $T$  from some  $p_j$ :
  - 4:  $diff[j] := T + d - u/2 - HC$
  - 5: if a message has been received from every other processor then
  - 6:  $adj := \frac{1}{n} \sum_{k=0}^{n-1} diff[k]$
- 




**How to turn 6 lines of pseudo-code**

+ 9 pages of math text

**into 170 lines of TLA+**



# Incremental spec writing



# Version 1: introduce clocks (1)

```
MODULE ClockSync1
* Incremental TLA+ specification of the clock synchronization algorithm from:
*
* Hagit Attiya, Jennifer Welch. Distributed Computing. Wiley Interscience, 2004,
* p. 147, Algorithm 20.
*
* Assumptions: timestamps are natural numbers, not reals.
*
* Version 1: Setting up the clocks
```

```
EXTENDS Integers

VARIABLES
  the reference clock, inaccessible to the processes
  @type: Int;
  time,
  hardware clock of a process
  @type: Str → Int;
  hc,
  clock adjustment of a process
  @type: Str → Int;
  adj
```

\*\*\*\*\* DEFINITIONS \*\*\*\*\*

we fix the set to contain two processes

$Proc \triangleq \{ "p1", "p2" \}$

the adjusted clock of process  $i$

$AC(i) \triangleq hc[i] + adj[i]$

\*\*\*\*\* INITIALIZATION \*\*\*\*\*

Initialization

$Init \triangleq$

$\wedge time \in Nat$

$\wedge hc \in [Proc \rightarrow Nat]$

$\wedge adj = [p \in Proc \mapsto 0]$

\*\*\*\*\* ACTIONS \*\*\*\*\*

let the time flow

$AdvanceClocks(delta) \triangleq$

$\wedge delta > 0$

$\wedge time' = time + delta$

$\wedge hc' = [p \in Proc \mapsto hc[p] + delta]$

$\wedge UNCHANGED adj$

all actions together

EXTENDS *Integers*

VARIABLES

the reference clock, inaccessible to the processes

@type: *Int*;

*time*,

hardware clock of a process

@type: *Str* → *Int*;

*hc*,

clock adjustment of a process

@type: *Str* → *Int*;

*adj*

# Version 1: introduce clocks (2)

```

MODULE ClockSync1
* Incremental TLA+ specification of the clock synchronization algorithm from:
*
* Hagit Attiya, Jennifer Welch. Distributed Computing. Wiley Interscience, 2004,
* p. 147, Algorithm 20.
*
* Assumptions: timestamps are natural numbers, not reals.
*
* Version 1: Setting up the clocks
EXTENDS Integers

VARIABLES
  the reference clock, inaccessible to the processes
  @type: Int;
  time,
  hardware clock of a process
  @type: Str → Int;
  hc,
  clock adjustment of a process
  @type: Str → Int;
  adj

***** DEFINITIONS *****

we fix the set to contain two processes
Proc ≜ { "p1", "p2" }

the adjusted clock of process i
AC(i) ≜ hc[i] + adj[i]

***** INITIALIZATION *****

Initialization
Init ≜
  ∧ time ∈ Nat
  ∧ hc ∈ [Proc → Nat]
  ∧ adj = [p ∈ Proc ↦ 0]

***** ACTIONS *****

let the time flow
AdvanceClocks(delta) ≜
  ∧ delta > 0
  ∧ time' = time + delta
  ∧ hc' = [p ∈ Proc ↦ hc[p] + delta]
  ∧ UNCHANGED adj

all actions together
```

\*\*\*\*\* DEFINITIONS \*\*\*\*\*

we fix the set to contain two processes

$$Proc \triangleq \{ \text{"p1"}, \text{"p2"} \}$$

the adjusted clock of process  $i$

$$AC(i) \triangleq hc[i] + adj[i]$$

\*\*\*\*\* INITIALIZATION \*\*\*\*\*

Initialization

$$Init \triangleq$$

$$\wedge time \in Nat$$

$$\wedge hc \in [Proc \rightarrow Nat]$$

$$\wedge adj = [p \in Proc \mapsto 0]$$

Bounded data structures!



# Version 1: introduce clocks (3)

```

MODULE ClockSync1
* Incremental TLA+ specification of the clock synchronization algorithm from:
*
* Hagit Attiya, Jennifer Welch. Distributed Computing. Wiley Interscience, 2004,
* p. 147, Algorithm 20.
*
* Assumptions: timestamps are natural numbers, not reals.
*
* Version 1: Setting up the clocks
EXTENDS Integers

VARIABLES
  the reference clock, inaccessible to the processes
  @type: Int;
  time,
  hardware clock of a process
  @type: Str → Int;
  hc,
  clock adjustment of a process
  @type: Str → Int;
  adj

  ***** DEFINITIONS *****

  we fix the set to contain two processes
  Proc ≜ { "p1", "p2" }

  the adjusted clock of process i
  AC(i) ≜ hc[i] + adj[i]

  ***** INITIALIZATION *****

  Initialization
  Init ≜
    ∧ time ∈ Nat
    ∧ hc ∈ [Proc → Nat]
    ∧ adj = [p ∈ Proc ↦ 0]

  ***** ACTIONS *****

  let the time flow
  AdvanceClocks(delta) ≜
    ∧ delta > 0
    ∧ time' = time + delta
    ∧ hc' = [p ∈ Proc ↦ hc[p] + delta]
    ∧ UNCHANGED adj

  all actions together

```

\*\*\*\*\* ACTIONS \*\*\*\*\*

let the time flow

$$\begin{aligned}
 & AdvanceClocks(delta) \triangleq \\
 & \quad \wedge delta > 0 \\
 & \quad \wedge time' = time + delta \\
 & \quad \wedge hc' = [p \in Proc \mapsto hc[p] + delta] \\
 & \quad \wedge UNCHANGED adj
 \end{aligned}$$

all actions together

$$\begin{aligned}
 & Next \triangleq \\
 & \quad \exists delta \in Int : \\
 & \quad \quad AdvanceClocks(delta)
 \end{aligned}$$

# Run apalache



A terminal window with a light beige background. The title bar at the top shows the window name "igor@pumpkin:~/dev/informal/tla-apalache-workshop/examples/clock-sync" and standard macOS window controls. The terminal content shows a command prompt "\$" followed by a series of colored arrows and text: a red arrow with "1", a green arrow with "2", a yellow arrow with "3.8.6", a blue arrow with "2.7.17", a blue arrow with "...tla-apalache-workshop/examples/clock-sync", and a red arrow with "2.7.". Below this, the word "main" is followed by a red "x" and a yellow star. The cursor is positioned at the end of the command line.

```
igor@pumpkin:~/dev/informal/tla-apalache-workshop/examples/clock-sync
17:58:22 igor@pumpkin ...tla-apalache-workshop/examples/clock-sync 2.7.
1 2 3.8.6 2.7.17 ↗ main x ★
$
```

# bounded model checking explained

# Symbolic execution

Frame 0	Frame 1	Frame 2	...	Frame 10
$time_0 = 0$	$time_1 = time_0 + \delta_1$	$time_2 = time_1 + \delta_2$		$time_{10} = time_9 + \delta_{10}$
$hc[1]_0 = c_1$ $hc[2]_0 = c_2$	$hc[1]_1 = hc[1]_0 + \delta_1$ $hc[2]_1 = hc[2]_0 + \delta_1$	$hc[1]_2 = hc[1]_1 + \delta_2$ $hc[2]_2 = hc[2]_1 + \delta_2$		$hc[1]_{10} = hc[1]_9 + \delta_{10}$ $hc[2]_{10} = hc[2]_9 + \delta_{10}$
$adj[1]_0 = 0$ $adj[2]_0 = 0$	$adj_1 = adj_0$	$adj_2 = adj_1$		$adj_{10} = adj_9$

*A frame represents multiple concrete states (symbolically)*

# Bounded model checking (0 steps)

$$time_0 = 0$$

$$\wedge$$

$$hc[1]_0 = c_1$$

$$\wedge$$

$$hc[2]_0 = c_2$$

$$\wedge$$

$$adj[1]_0 = 0$$

$$\wedge$$

$$adj[2]_0 = 0$$

**Apalache: satisfiable?**

**Z3: Yes, here is a model**

**Apalache: one more step**

# Bounded model checking (1 step)

$$time_0 = 0$$

$$\wedge$$

$$hc[1]_0 = c_1$$

$$\wedge$$

$$hc[2]_0 = c_2$$

$$\wedge$$

$$adj[1]_0 = 0$$

$$\wedge$$

$$adj[2]_0 = 0$$

$$time_1 = time_0 + \delta_1$$

$$\wedge$$

$$hc[1]_1 = hc[1]_0 + \delta_1$$

$$\wedge$$

$$hc[2]_1 = hc[2]_0 + \delta_1$$

$$\wedge$$

$$adj_1 = adj_0$$

**Apalache: satisfiable?**

**Z3: Yes, here is a model**

**Apalache: one more step**

# Bounded model checking (2 steps)

$$\begin{array}{ccccc}
 time_0 = 0 & & time_1 = time_0 + \delta_1 & & time_2 = time_1 + \delta_2 \\
 \wedge & & \wedge & & \wedge \\
 hc[1]_0 = c_1 & & hc[1]_1 = hc[1]_0 + \delta_1 & & hc[1]_2 = hc[1]_1 + \delta_2 \\
 \wedge & \wedge & \wedge & \wedge & \wedge \\
 hc[2]_0 = c_2 & & hc[2]_1 = hc[2]_0 + \delta_1 & & hc[2]_2 = hc[2]_1 + \delta_2 \\
 \wedge & & \wedge & & \wedge \\
 adj[1]_0 = 0 & & adj_1 = adj_0 & & adj_2 = adj_1 \\
 \wedge & & & & \\
 adj[2]_0 = 0 & & & & 
 \end{array}$$

**A: SAT?**

**Z3: yes**

**A: go on**




# Symbolic exploration


By default, Apalache:

- finds enabled actions, e.g., *AdvanceClocks*
- adds non-deterministic choice of one enabled action
- extends the symbolic execution by one more step
- until the bound is reached, e.g., 10 steps

one action



two actions



# Symbolic vs. concrete executions

$$time_0 = 0$$

$$\wedge$$

$$hc[1]_0 = c_1$$

$$\wedge$$

$$hc[2]_0 = c_2$$

$$\wedge$$

$$adj[1]_0 = 0$$

$$\wedge$$

$$adj[2]_0 = 0$$

$$time_1 = time_0 + \delta_1$$

$$\wedge$$

$$time_2 = time_1 + \delta_2$$

$$\wedge$$

**infinitely many solutions:  
infinite number of states and  
executions!**

$$adj_1 = adj_0$$

$$adj_2 = adj_1$$

# Checking an invariant (candidate)

the adjusted clock of process  $i$   
 $AC(i) \triangleq hc[i] + adj[i]$

---

$NaiveSkewInv \triangleq$   
 $\forall p, q \in Proc :$   
 $AC(p) = AC(q)$

$$\begin{aligned} &time_0 = 0 \\ &\quad \wedge \\ &hc[1]_0 = c_1 \\ &\quad \wedge \quad \wedge \quad hc[p]_0 + adj[p]_0 \neq hc[q]_0 + adj[q]_0 \\ &hc[2]_0 = c_2 \\ &\quad \wedge \\ &adj[1]_0 = 0 \\ &\quad \wedge \\ &adj[2]_0 = 0 \end{aligned}$$

**Apalache: SAT?**

**Z3: yes**

**A: error!** 



```

igor@pumpkin:~/dev/informal/tla-apalache-workshop/examples/clock-sync
> Your types are great!
> All expressions are typed
PASS #13: BoundedChecker
Step 0: picking a transition out of 1 transition(s)
Step 1: picking a transition out of 1 transition(s)
Step 2: picking a transition out of 1 transition(s)
Step 3: picking a transition out of 1 transition(s)
Step 4: picking a transition out of 1 transition(s)
Step 5: picking a transition out of 1 transition(s)
Step 6: picking a transition out of 1 transition(s)
Step 7: picking a transition out of 1 transition(s)
Step 8: picking a transition out of 1 transition(s)
Step 9: picking a transition out of 1 transition(s)
Step 10: picking a transition out of 1 transition(s)
The outcome is: NoError
PASS #14: Terminal
Checker reports no error up to computation length 10
It took me 0 days 0 hours 0 min 3 sec
Total time: 3.813 sec
EXITCODE: OK

21:51:39 igor@pumpkin ...tla-apalache-workshop/examples/clock-sync 2.7.
1 3.8.6 2.7.17 ↗ main ✖ ⚙ ★ 6s
$

```



# Writing basic tests

MODULE *MC\_ClockSync1*

VARIABLES

the reference clock, inaccessible to the processes

@type: *Int*;

*time*,

hardware clock of a process

@type: *Str*  $\rightarrow$  *Int*;

*hc*,

clock adjustment of a process

@type: *Str*  $\rightarrow$  *Int*;

*adj*

INSTANCE *ClockSync1*

test that the clocks are non-decreasing

*Test1\_Init*  $\triangleq$

$\wedge time \in Nat$

$\wedge hc \in [Proc \rightarrow Nat]$

$\wedge adj \in [Proc \rightarrow Int]$

*Test1\_Next*  $\triangleq$

$\exists delta \in Int :$

*AdvanceClocks*(*delta*)

*Test1\_Inv*  $\triangleq$

$\wedge time' \geq time$

$\wedge \forall p \in Proc : hc'[p] \geq hc[p]$

INSTANCE *ClockSync1*

test that the clocks are non-decreasing

*Test1\_Init*  $\triangleq$

$\wedge time \in Nat$

$\wedge hc \in [Proc \rightarrow Nat]$

$\wedge adj \in [Proc \rightarrow Int]$

*Test1\_Next*  $\triangleq$

$\exists delta \in Int :$

*AdvanceClocks*(*delta*)

*Test1\_Inv*  $\triangleq$

$\wedge time' \geq time$

$\wedge \forall p \in Proc : hc'[p] \geq hc[p]$

# **version 2: sending messages**

# States

CONSTANTS

minimum message delay  
@type: *Int*;  
*t\_min*,  
maximum message delay  
@type: *Int*;  
*t\_max*

ASSUME ( $t\_min \geq 0 \wedge t\_max \geq t\_min$ )

VARIABLES

the reference clock, inaccessible to the processes  
@type: *Int*;  
*time*,  
hardware clock of a process  
@type: *Str*  $\rightarrow$  *Int*;  
*hc*,  
clock adjustment of a process  
@type: *Str*  $\rightarrow$  *Int*;  
*adj*,

messages sent by the processes  
@type: *Set*([*src* : *Str*, *ts* : *Int*]);  
*msgs*,  
the control state of a process  
@type: *Str*  $\rightarrow$  *Str*;  
*state*

\*\*\*\*\* DEFINITIONS \*\*\*\*\*

we fix the set to contain two processes  
 $Proc \triangleq \{ \text{"p1"}, \text{"p2"} \}$

control states  
 $State \triangleq \{ \text{"init"}, \text{"sent"}, \text{"done"} \}$

the adjusted clock of process *i*

## CONSTANTS

minimum message delay  
@type: *Int*;  
*t\_min*,  
maximum message delay  
@type: *Int*;  
*t\_max*

ASSUME ( $t\_min \geq 0 \wedge t\_max \geq t\_min$ )

## VARIABLES

messages sent by the processes  
@type: *Set*([*src* : *Str*, *ts* : *Int*]);  
*msgs*,  
the control state of a process  
@type: *Str*  $\rightarrow$  *Str*;  
*state*



# Action SendMsg

$$AC(i) \triangleq hc[i] + adj[i]$$

\*\*\*\*\* INITIALIZATION \*\*\*\*\*

Initialization

$$Init \triangleq$$

$$\wedge time \in Nat$$

$$\wedge hc \in [Proc \rightarrow Nat]$$

$$\wedge adj = [p \in Proc \mapsto 0]$$

$$\wedge state = [p \in Proc \mapsto \text{"init"}]$$

$$\wedge msgs = \{\}$$

\*\*\*\*\* ACTIONS \*\*\*\*\*

send the value of the hardware clock

$$SendMsg(p) \triangleq$$

$$\wedge state[p] = \text{"init"}$$

$$\wedge msgs' = msgs \cup \{[src \mapsto p, ts \mapsto hc[p]]\}$$

$$\wedge state' = [state \text{ EXCEPT } ![p] = \text{"sent"}]$$

$$\wedge \text{UNCHANGED } \langle time, hc, adj \rangle$$

let the time flow

$$AdvanceClocks(delta) \triangleq$$

$$\wedge delta > 0$$

$$\wedge time' = time + delta$$

$$\wedge hc' = [p \in Proc \mapsto hc[p] + delta]$$

$$\wedge \text{UNCHANGED } \langle adj, msgs, state \rangle$$

all actions together

$$Next \triangleq$$

$$\vee \exists delta \in Int :$$

$$AdvanceClocks(delta)$$

$$\vee \exists p \in Proc :$$

$$SendMsg(p)$$

send the value of the hardware clock

$$SendMsg(p) \triangleq$$

$$\wedge state[p] = \text{"init"}$$

$$\wedge msgs' = msgs \cup \{[src \mapsto p, ts \mapsto hc[p]]\}$$

$$\wedge state' = [state \text{ EXCEPT } ![p] = \text{"sent"}]$$

$$\wedge \text{UNCHANGED } \langle time, hc, adj \rangle$$

all actions together

$$Next \triangleq$$

$$\vee \exists delta \in Int :$$

$$AdvanceClocks(delta)$$

$$\vee \exists p \in Proc :$$

$$SendMsg(p)$$

# Testing 2.1

```

MODULE MC_ClockSync2
  t_min  $\triangleq$  17
  t_max  $\triangleq$  91

  VARIABLES

```

```

  the reference clock, inaccessible to the processes
  @type: Int;
  time,
  hardware clock of a process
  @type: Str  $\rightarrow$  Int;
  hc,
  clock adjustment of a process
  @type: Str  $\rightarrow$  Int;
  adj,
  messages sent by the processes
  @type: Set([src : Str, ts : Int]);
  msgs,
  the control state of a process
  @type: Str  $\rightarrow$  Str;
  state

```

```

INSTANCE ClockSync2

  like TypeOK, but used only in initialization
  TypeInit  $\triangleq$ 
     $\wedge$  time  $\in$  Nat
     $\wedge$  hc  $\in$  [Proc  $\rightarrow$  Nat]
     $\wedge$  adj  $\in$  [Proc  $\rightarrow$  Int]
     $\wedge$  state  $\in$  [Proc  $\rightarrow$  State]
     $\wedge$   $\exists$  t  $\in$  [Proc  $\rightarrow$  Int] :
      msgs  $\in$  SUBSET {[src  $\mapsto$  p, ts  $\mapsto$  t[p]] : p  $\in$  Proc}

```

```

  test that the clocks are non-decreasing
  Test1_Init  $\triangleq$ 
    TypeInit

  Test1_Next  $\triangleq$ 
     $\exists$  delta  $\in$  Int :
      AdvanceClocks(delta)

  Test1_Inv  $\triangleq$ 
     $\wedge$  time'  $\geq$  time
     $\wedge$   $\forall$  p  $\in$  Proc : hc'[p]  $\geq$  hc[p]

```

```

MODULE MC_ClockSync2

  t_min  $\triangleq$  17
  t_max  $\triangleq$  91

  VARIABLES

```

INSTANCE *ClockSync2*

like *TypeOK*, but used only in initialization

*TypeInit*  $\triangleq$

$\wedge$  *time*  $\in$  *Nat*

$\wedge$  *hc*  $\in$  [*Proc*  $\rightarrow$  *Nat*]

$\wedge$  *adj*  $\in$  [*Proc*  $\rightarrow$  *Int*]

$\wedge$  *state*  $\in$  [*Proc*  $\rightarrow$  *State*]

$\wedge$   $\exists$  *t*  $\in$  [*Proc*  $\rightarrow$  *Int*] :

*msgs*  $\in$  SUBSET {[*src*  $\mapsto$  *p*, *ts*  $\mapsto$  *t*[*p*]] : *p*  $\in$  *Proc*}

recall, bounded  
data structures!



# Testing 2.2

```

igor@pumpkin:~/dev/informal/tla-apalache-workshop/examples/clock-sync
PASS #12: PostTypeCheckerSnowcat
> Running Snowcat ...
> Your types are great!
> All expressions are typed
PASS #13: BoundedChecker
State 0: Checking 1 state invariants
Step 0: picking a transition out of 1 transition(s)
State 1: Checking 1 state invariants
Step 1: picking a transition out of 1 transition(s)
State 2: Checking 1 state invariants
Step 2: picking a transition out of 1 transition(s)
Step 3: Transition #0 is disabled
Found a deadlock. Check the counterexample in: counterexample0.tla, MC0.out, counterexample0.json E@09:23:26.214
The outcome is: Deadlock
Checker has found an error
It took me 0 days 0 hours 0 min 5 sec
Total time: 5.169 sec
EXITCODE: ERROR (12)

11:23:27 x igor@pumpkin ...tla-apalache-workshop/examples/clock-sync
2.7.1 3.8.6 2.7.17 main x 7s
$

```

test that messages are sent

$$\begin{aligned}
 \text{Test2\_Inv} &\triangleq \\
 &\forall p \in \text{Proc} : \\
 &\quad \text{state}[p] = \text{"sent"} \equiv \\
 &\quad \exists m \in \text{msgs} : \\
 &\quad \quad m.\text{src} = p
 \end{aligned}$$

$$\begin{aligned}
 \text{Test2\_Init} &\triangleq \\
 &\wedge \text{TypeInit} \\
 &\wedge \text{Test2\_Inv}
 \end{aligned}$$

$$\begin{aligned}
 \text{Test2\_Next} &\triangleq \\
 &\exists p \in \text{Proc} : \\
 &\quad \text{SendMsg}(p)
 \end{aligned}$$

# **version 3: receiving messages**



# Receive messages

```

MODULE ClockSync3
* Incremental TLA+ specification of the clock synchronization algorithm from:
*
* Hagit Attiya, Jennifer Welch. Distributed Computing. Wiley Interscience, 2004,
* p. 147, Algorithm 20.
*
* Assumptions: timestamps are natural numbers, not reals.
*
* Version 3: Receiving messages
* Version 2: Sending messages
* Version 1: Setting up the clocks
EXTENDS Integers

CONSTANTS
  minimum message delay
  @type: Int;
  t_min,
  maximum message delay
  @type: Int;
  t_max

ASSUME (t_min ≥ 0 ∧ t_max ≥ t_min)

VARIABLES
  the reference clock, inaccessible to the processes
  @type: Int;
  time,
  hardware clock of a process
  @type: Str → Int;
  hc,
  clock adjustment of a process
  @type: Str → Int;
  adj,
  messages sent by the processes
  @type: Set([src : Str, ts : Int]);
  msgs,
  messages received by the processes
  @type: Str → Set([src : Str, ts : Int]);
  rcvd,
  the control state of a process
  @type: Str → Str;
  state

***** DEFINITIONS *****

we fix the set to contain two processes
Proc ≜ { "p1", "p2" }

```

```

control states
State ≜ { "init", "sent", "sync" }

the adjusted clock of process i
AC(i) ≜ hc[i] + adj[i]

***** INITIALIZATION *****

Initialization
Init ≜
  ∧ time ∈ Nat
  ∧ hc ∈ [Proc → Nat]
  ∧ adj = [p ∈ Proc ↦ 0]
  ∧ state = [p ∈ Proc ↦ "init"]
  ∧ msgs = {}
  ∧ rcvd = [p ∈ Proc ↦ {}]

***** ACTIONS *****

send the value of the hardware clock
SendMsg(p) ≜
  ∧ state[p] = "init"
  ∧ msgs' = msgs ∪ {[src ↦ p, ts ↦ hc[p]]}
  ∧ state' = [state EXCEPT ![p] = "sent"]
  ∧ UNCHANGED ⟨time, hc, adj, rcvd⟩

receive a message sent by another process
ReceiveMsg(p) ≜
  ∧ ∃ m ∈ msgs :
    ∧ m ∉ rcvd[p]
    the message cannot be received earlier than after t_min
    ∧ hc[m.src] ≥ m.ts + t_min
    ∧ rcvd' = [rcvd EXCEPT ![p] = rcvd[p] ∪ {m}]
  ∧ UNCHANGED ⟨time, hc, msgs, adj, state⟩

let the time flow
AdvanceClocks(delta) ≜
  ∧ delta > 0
  clocks can be advanced only if there is no pending message
  ∧ ∀ m ∈ msgs :
    hc[m.src] + delta > t_max ⇒
      ∀ p ∈ Proc :
        m ∈ rcvd[m.src]
  clocks are advanced uniformly
  ∧ time' = time + delta
  ∧ hc' = [p ∈ Proc ↦ hc[p] + delta]
  ∧ UNCHANGED ⟨adj, msgs, state, rcvd⟩

```

messages received by the processes  
 @type:  $Str \rightarrow Set([src : Str, ts : Int]);$   
 $rcvd,$

$ReceiveMsg(p) \triangleq$   
 $\wedge \exists m \in msgs :$   
 $\wedge m \notin rcvd[p]$   
 the message cannot be received earlier than after  $t_{min}$   
 $\wedge hc[m.src] \geq m.ts + t_{min}$   
 $\wedge rcvd' = [rcvd \text{ EXCEPT } ![p] = rcvd[p] \cup \{m\}]$   
 $\wedge \text{UNCHANGED } \langle time, hc, msgs, adj, state \rangle$

$AdvanceClocks(delta) \triangleq$   
 $\wedge delta > 0$   
 clocks can be advanced only if there is no pending message  
 $\wedge \forall m \in msgs :$   
 $hc[m.src] + delta > t_{max} \Rightarrow$   
 $\forall p \in Proc :$   
 $m \in rcvd[m.src]$

clocks are advanced uniformly  
 $\wedge time' = time + delta$   
 $\wedge hc' = [p \in Proc \mapsto hc[p] + delta]$   
 $\wedge \text{UNCHANGED } \langle adj, msgs, state, rcvd \rangle$



# Testing 3.1

```
igor@pumpkin:~/dev/informal/tla-apalache-workshop/examples/clock-sync
> Running analyzers...
> Introduced expression grades
> Introduced 2 formula hints
PASS #12: PostTypeCheckerSnowcat
> Running Snowcat .:.
> Your types are great!
> All expressions are typed
PASS #13: BoundedChecker
State 0: Checking 1 state invariants
Step 0: picking a transition out of 1 transition(s)
State 1: Checking 1 state invariants
Step 1: picking a transition out of 1 transition(s)
The outcome is: NoError
PASS #14: Terminal
Checker reports no error up to computation length 1
It took me 0 days 0 hours 0 min 4 sec
Total time: 4.827 sec
EXITCODE: OK

11:24:18 igor@pumpkin ...tla-apalache-workshop/examples/clock-sync 2.7.
1 3.8.6 2.7.17 main x 6s
$
```

test that messages are received within  $[t_{min}, t_{max}]$

$Test3\_Inv \triangleq$

$\wedge \forall m \in msgs :$

no messages from the future

$m.ts \leq hc[m.src]$

$\wedge \forall p \in Proc :$

$\forall m \in rcvd[p] :$

the message is received no earlier than after  $t_{min}$

$hc[m.src] \geq m.ts + t_{min}$

$\wedge \forall m \in msgs :$

the message is received no later than before  $t_{max}$

$m.ts \geq hc[m.src] + t_{max} \Rightarrow$

$\forall p \in Proc :$

$m \in rcvd[p]$

$Test3\_Init \triangleq$

$\wedge TypeInit$

$\wedge Test3\_Inv$

$Test3\_Next \triangleq$

$\vee \exists delta \in Int :$

$AdvanceClocks(delta)$

$\vee \exists p \in Proc :$

$ReceiveMsg(p)$

# **version 4: adjusting clocks**



# Adjust clocks

```

Initialization
Init  $\triangleq$ 
 $\wedge$  time  $\in$  Nat
 $\wedge$  hc  $\in$  [Proc  $\rightarrow$  Nat]
 $\wedge$  adj = [p  $\in$  Proc  $\mapsto$  0]
 $\wedge$  diff = [ $\langle$ p, q $\rangle$   $\in$  Proc  $\times$  Proc  $\mapsto$  0]
 $\wedge$  state = [p  $\in$  Proc  $\mapsto$  "init"]
 $\wedge$  msgs = {}
 $\wedge$  rcvd = [p  $\in$  Proc  $\mapsto$  {}]

***** ACTIONS *****

send the value of the hardware clock
SendMsg(p)  $\triangleq$ 
 $\wedge$  state[p] = "init"
 $\wedge$  msgs' = msgs  $\cup$  {[src  $\mapsto$  p, ts  $\mapsto$  hc[p]]}
 $\wedge$  state' = [state EXCEPT ![p] = "sent"]
 $\wedge$  UNCHANGED  $\langle$ time, hc, adj, diff, rcvd $\rangle$ 

If the process has received a message from all processes,
then adjust the clock. Otherwise, accumulate the difference.
@type: (Str,  $\langle$ Str, Str $\rangle$   $\rightarrow$  Int,
Set([src : Str, ts : Int]))  $\Rightarrow$  Bool;
AdjustClock(p, newDiff, newRcvd)  $\triangleq$ 
LET fromAll  $\triangleq$  {m.src : m  $\in$  newRcvd} = Proc IN
IF fromAll
THEN
    Assuming that Proc = {"p1", "p2"}.
    See ClockSync5 for the general case.
     $\wedge$  adj' = [adj EXCEPT ![p] = (newDiff[p, "p1"] + newDiff[p, "p2"])  $\div$  2]
     $\wedge$  state' = [state EXCEPT ![p] = "sync"]
ELSE
    UNCHANGED  $\langle$ adj, state $\rangle$ 

Adjust the clock if the message has been received from all processes.
ReceiveMsg(p)  $\triangleq$ 
 $\wedge$  state[p] = "sent"
 $\wedge$   $\exists$  m  $\in$  msgs :
     $\wedge$  m  $\notin$  rcvd[p]
    the message cannot be received earlier than after t_min
     $\wedge$  hc[m.src]  $\geq$  m.ts + t_min
    accumulate the difference and adjust the clock if possible
     $\wedge$  LET delta  $\triangleq$  m.ts - hc[p] + (t_min + t_max)  $\div$  2 IN
    LET newDiff  $\triangleq$  [diff EXCEPT ![p, m.src] = delta] IN
    LET newRcvd  $\triangleq$  rcvd[p]  $\cup$  {m} IN
     $\wedge$  AdjustClock(p, newDiff, newRcvd)
     $\wedge$  rcvd' = [rcvd EXCEPT ![p] = newRcvd]
     $\wedge$  diff' = newDiff
 $\wedge$  UNCHANGED  $\langle$ time, hc, msgs $\rangle$ 

let the time flow
AdvanceClocks(delta)  $\triangleq$ 
 $\wedge$  delta > 0
    clocks can be advanced only if there is no pending message
     $\wedge$   $\forall$  m  $\in$  msgs :
        hc[m.src] + delta > t_max  $\Rightarrow$ 
             $\forall$  p  $\in$  Proc :
                m  $\in$  rcvd[m.src]
    clocks are advanced uniformly
     $\wedge$  time' = time + delta
     $\wedge$  hc' = [p  $\in$  Proc  $\mapsto$  hc[p] + delta]
     $\wedge$  UNCHANGED  $\langle$ adj, diff, msgs, state, rcvd $\rangle$ 

all actions together
Next  $\triangleq$ 
 $\vee$   $\exists$  delta  $\in$  Int :
    AdvanceClocks(delta)
 $\vee$   $\exists$  p  $\in$  Proc :
     $\vee$  SendMsg(p)
     $\vee$  ReceiveMsg(p)

```

If the process has received a message from all processes,  
then adjust the clock. Otherwise, accumulate the difference.

@type: (Str,  $\langle$ Str, Str $\rangle$   $\rightarrow$  Int,  
Set([src : Str, ts : Int]))  $\Rightarrow$  Bool;

AdjustClock(p, newDiff, newRcvd)  $\triangleq$

LET fromAll  $\triangleq$  {m.src : m  $\in$  newRcvd} = Proc IN

IF fromAll

THEN

Assuming that Proc = {"p1", "p2"}.

See ClockSync5 for the general case.

$\wedge$  adj' = [adj EXCEPT ![p] = (newDiff[p, "p1"] + newDiff[p, "p2"])  $\div$  2]

$\wedge$  state' = [state EXCEPT ![p] = "sync"]

ELSE

UNCHANGED  $\langle$ adj, state $\rangle$

Adjust the clock if the message has been received from all processes.

ReceiveMsg(p)  $\triangleq$

$\wedge$  state[p] = "sent"

$\wedge$   $\exists$  m  $\in$  msgs :

$\wedge$  m  $\notin$  rcvd[p]

the message cannot be received earlier than after t\_min

$\wedge$  hc[m.src]  $\geq$  m.ts + t\_min

accumulate the difference and adjust the clock if possible

$\wedge$  LET delta  $\triangleq$  m.ts - hc[p] + (t\_min + t\_max)  $\div$  2 IN

LET newDiff  $\triangleq$  [diff EXCEPT ![p, m.src] = delta] IN

LET newRcvd  $\triangleq$  rcvd[p]  $\cup$  {m} IN

$\wedge$  AdjustClock(p, newDiff, newRcvd)

$\wedge$  rcvd' = [rcvd EXCEPT ![p] = newRcvd]

$\wedge$  diff' = newDiff

$\wedge$  UNCHANGED  $\langle$ time, hc, msgs $\rangle$

# Specifying bounded clock skew

Theorem 6.15 from AW04:

Algorithm achieves  $u * (1 - 1/n)$ -synchronization for  $n$  processors.

$SkewInv \triangleq$

LET  $allSync \triangleq$

$\forall p \in Proc : state[p] = \text{"sync"}$

IN

LET  $boundedSkew \triangleq$

LET  $bound \triangleq (t_{max} - t_{min}) * (NProc - 1)$

IN

$\forall p, q \in Proc :$

LET  $df \triangleq AC(p) - AC(q)$

IN

$- bound \leq df * NProc \wedge df * NProc \leq bound$

IN

$allSync \Rightarrow boundedSkew$



# Check SkewInv

```
igor@pumpkin:~/dev/informal/tla-apalache-workshop/examples/clock-sync
Checker options: filename=MC_Clock4.tla, init=, next=, inv=ClockSkewInv I@15:39:22.451
Tuning: I@15:39:23.047
PASS #0: SanyParser I@15:39:23.050
File does not exist: /opt/apalache/src/tla/var/apalache/MC_Clock4.tla while looking in these directories: /opt/apalache/src/tla/, jar:file:/opt/apalache/mod-distribution/target/apalache-pkg-0.16.3-SNAPSHOT-full.jar!/tla2sany/StandardModules/
Error by TLA+ parser: *** Abort messages: 1

Unknown location

Cannot find source file for module /var/apalache/MC_Clock4.tla.

E@15:39:23.125
It took me 0 days 0 hours 0 min 0 sec I@15:39:23.129
Total time: 0.841 sec I@15:39:23.132
EXITCODE: ERROR (255)

17:39:24 ✖ igor@pumpkin ...tla-apalache-workshop/examples/clock-sync
2.7.1 🐛 3.8.6 2.7.17 ↗ main ✖ 🌟 ⭐
$
```



# Analyzing the counterexample

(\* Transition 2 to State8 \*)

State8 =

adj = "p1" :> -42 @ "p2" :> -2

^ diff

= ((<<"p1", "p1">> :> -3 @ <<"p2", "p1">> :> -1) @ <<"p1", "p2">> :> -81)

@ <<"p2", "p2">> :> -3

^ hc = "p1" :> 167 @ "p2" :> 165

^ msgs = { [src ↦ "p1", ts ↦ 34], [src ↦ "p2", ts ↦ 32] }

^ rcvd

= "p1" :> { [src ↦ "p1", ts ↦ 34], [src ↦ "p2", ts ↦ 32] }

@ "p2" :> { [src ↦ "p1", ts ↦ 34], [src ↦ "p2", ts ↦ 32] }

^ state = "p1" :> "sync" @ "p2" :> "sync"

^ time = 133

Adjusting own  
clocks!

# Check the pseudo-code

---

**Algorithm 20** A clock synchronization algorithm for  $n$  processors:

code for processor  $p_i$ ,  $0 \leq i \leq n - 1$ .

---


initially  $diff[i] = 0$

- 1: at first computation step:
  - 2: send  $HC$  (current hardware clock value) to all other processors
  - 3: upon receiving message  $T$  from some  $p_j$ :
  - 4:  $diff[j] := T + d - u/2 - HC$
  - 5: if a message has been received from every other processor then
  - 6:  $adj := \frac{1}{n} \sum_{k=0}^{n-1} diff[k]$
- 





# Fix in ClockSync5



The screenshot shows a terminal window with a light green background. The title bar at the top reads "igor@pumpkin:~/dev/informal/tla-apalache-workshop/examples/clock-sync" and "1". The terminal content includes a timestamp "18:08:04", the username "igor@pumpkin", and a blue arrow pointing to the file path "...tla-apalache-workshop/examples/clock-sync". Below this, there is a red arrow pointing to "2.7.", followed by a yellow arrow pointing to "3.8.6 2.7.17", and then a blue arrow pointing to "main". To the left of these arrows is a red "1". To the right of "main" are three icons: a red "x", a blue star, and a yellow star. The prompt "\$ apala" is visible at the bottom left.

what about  $t_{min}$  and  $t_{max}$ ?

# Parameterized time bounds

ASSUME( $t_{min} < t_{max}$ )

use  $\neg cinit = ConstInit$  to check for all  $t_{min}$  and  $t_{max}$   
 $ConstInit \triangleq$   
 $\wedge t_{min} \in Nat$   
 $\wedge t_{max} \in Nat$

apalache check  $\neg cinit=ConstInit \setminus$   
 $--inv=SkewInv$  MC\_ClockSync6.tla



error due to integer rounding!

Fix by increasing the bounds:



LET  $bound \triangleq$   
 $(t_{max} - t_{min}) * (NProc - 1)$   
 $+ NProc * NProc$



# Next steps

# Does it work?

- Parameterize by the set of processes: ClockSync6p
- Check 4 unit tests
- Check for 2 and 3 processes
- Check for arbitrary  $t_{min}$  and  $t_{max}$  (with ConstInit)




- Check an inductive invariant



# Inductive invariants

Find a predicate  $IndInv$  over states:

1.  $Init \Rightarrow IndInv$
2.  $IndInv \wedge Next \Rightarrow IndInv'$
3.  $IndInv \Rightarrow SkewInv$



Shallow queries of length 0 and 1 in Apache!

[need one more session]

github.com/informalsystems/apalache ↩

Search or jump to...

Pull requests

Issues

Marketplace

Explore

informalsystems / apalache

Unwatch

11

Unstar

188

Fork

8

<> Code

Issues 158

Pull requests 9

Discussions

Actions

Wiki

Security

Insights

Settings

Pinned issues

Feature FTC: type checker Snowcat

#350 opened on Dec 6, 2020 by konnov

Open

Feature FI1: infrastructure improvements 1

#351 opened on Dec 6, 2020 by konnov

Open

Feature FAF: Stabilizing the assignment finder

#353 opened on Dec 6, 2020 by konnov

Open

Filters

is:issue is:open

Labels 46

Milestones 5

New issue

158 Open

232 Closed

AuthorLabelProjectsMilestonesAssigneeSort

[BUG] Configuration pass should produce an error when a CONSTANT is not initialized

FUserusability

#669 opened 12 hours ago by konnov

Alpha Centauri

[FEATURE] Experiment with ExprCache to see if it is a translation bottleneck

FSMTenhancement

#666 opened 2 days ago by konnov

[FEATURE] Remove FailPredT

FSMTenhancementrefactoring

#665 opened 3 days ago by konnov

[FEATURE] Introduce a version of ? for a type

FTC-Snowcatenhancementrefactoring

ZULIP

PODC DISC

All messages

Private messages

Mentions

Starred messages

Recent topics

STREAMS

apalache

!Questions

Apalache commandline e...

Loading additional TLA m...

Type annotations

Checking two invariants?

more topics

core team

disco

general

Introductions

Add streams

# apalache

12

A symbolic model checker for TLA+ -- https://github.com/informalsystems/apalache

apalache

Apalache commandline endpoint

One more question: does apalache ever write to stderr?

From what I can tell, it doesn't.

Igor Konnov

not really. All messages go through the logger

apalache

!Questions

Vitor Enes

Is it possible to parse a TLA module us...

Igor Konnov

yes. The command 'parse' does not type info...

or at least it should. If it runs type inference, this...

apalache

!Questions

Message #apalache > !Questions

chat in zulip

44





**Our mission is to bring verifiability to distributed systems and organizations.**

**Our vision** is an open-source ecosystem of cooperatively owned and governed distributed organizations running on reliable distributed systems.





# | Formal Verification Tools

We build formal verification tools that we leverage in our protocol design, engineering, and security audits



## Apalache

Symbolic model checker for TLA+ – formally verify TLA+ specifications for real-world distributed systems protocols



## Model Based Testing

A methodology and tool used to auto-generate tests for real implementations from an underlying TLA+ model.

# | Blockchain Infrastructure

We are core developers of the Tendermint and IBC projects, with a focus on software implementations in Rust.



## **tendermint-rs**

Tendermint is a Byzantine Fault Tolerant state machine replication engine for applications written in Rust.



## **ibc-rs**

Inter-Blockchain Communication (IBC) is a protocol for secure, packet-based communication between distinct blockchains.



## **Hermes**

Hermes is an open-source Rust implementation of a relayer for IBC, released under the `ibc-relayer-cli` crate.