

# From Hardware Designs to TLA+ Specifications for Timing Analysis of Real-Time Systems

Samira Ait Bensaid,<sup>1</sup> Mihail Asavoae,<sup>1</sup> Mathieu Jan,<sup>1</sup> Farhat Thabet<sup>1</sup>

<sup>1</sup>Université Paris-Saclay, CEA-List, Palaiseau, France

TLA+ Community Event 2023  
April 22




# Outline

- 1 Context and Motivation
- 2 Automatic Construction of Abstract Pipeline Models
- 3 Formal TLA+ Specification of Abstract Pipeline Model
- 4 Formal Verification of Timing Anomalies
- 5 Conclusion and Future Work

# Context and Motivation


- Safety critical systems: ensure temporal correctness, estimate **Worst-Case Execution Time (WCET)**



# Formal Verification of Timing Properties Workflow

**Goal:** Generating hardware **architecture models** for **formal verification** of timing properties

- Automation construction of pipeline models
- Timing properties: timing predictability




- **Challenges**

- How to construct the formal pipeline models
- How to formally verify timing properties [AHJ18]

# Outline


- 1 Context and Motivation
- 2 Automatic Construction of Abstract Pipeline Models**
- 3 Formal TLA+ Specification of Abstract Pipeline Model
- 4 Formal Verification of Timing Anomalies
- 5 Conclusion and Future Work

# Automated Construction of Abstract Pipeline Models for Timing Analysis




## How

- Open source high-level hardware designs for code analysis
- Hardware compilation framework Chisel/FIRRTL to integrate custom passes




# Case Study: RISC-V Rocket Processor

## Chisel



## Abstract pipeline model



## FIRRTL

```

module RocketTile:
  inst frontend of Frontend
  inst core of Rocket
  core.io.imem.resp.bits.pc <=
    frontend.io.cpu.resp.bits.pc
  -----
module Rocket:
  inst ibuf of IBuf
  reg ex_reg_pc, mem_reg_pc, wb_reg_pc,
    <- ex_reg_inst: UInt<size>
  when cond1 :
    ex_reg_pc <= ibuf.io.pc
    ex_reg_inst <= id_inst
    /*updates: mem_reg_pc and wb_reg_pc*/
    ibuf.io.imem.bits.pc <=
      io.imem.resp.bits.pc
    ibuf.io.imem.bits.data <=
      io.imem.resp.bits.data
  -----
module IBuf:
  output io : { /*imem and pc fields*/ }
  reg buf.pc : UInt<40>
  buf.pc <- io.imem.bits.pc
  node _io_pc_T_1 =
    mux(cond2, buf.pc, io.imem.bits.pc)
  io.pc <= _io_pc_T_1
  
```

Interface IO

Declaration


Update of sequential logic under "when" context

Output port

Combinatorial logic

# Register Analysis over Rocket Processor

- Register analysis result: non-connected graph with the set of nodes as registers and edges as their dependencies








# Register Assignment over Rocket Processor

- Register assignment: assign registers to their pipeline stages

- Assign fetch stage to PC counter register:  
 $\text{to\_stage}(\text{PC}) = 1$


- Assign other registers:

- Case 1:** Register dependencies
- Linear** case: one source connection for the register to assign ( $\text{wb\_reg\_pc}$ )
- Max:** several sources connected to the register to assign ( $\text{ex\_reg\_pc}$ )
- Case 2:** Heuristic «When condition», assign registers of the same condition context in the same stage



# Register Assignment Result

- Results of a subset of registers linked to the PC register: registers assigned in their pipeline stages



- Pipeline depth: 6 stages


# Outline

- 1 Context and Motivation
- 2 Automatic Construction of Abstract Pipeline Models
- 3 Formal TLA+ Specification of Abstract Pipeline Model**
- 4 Formal Verification of Timing Anomalies
- 5 Conclusion and Future Work

# Specification TLA+: Datapath Formal Model

- $\text{Spec} \triangleq \text{Init} \wedge [][\text{Next}]_ \ll \text{Variables} \gg$

State Variables



Rocket Datapath TLA+ Formal Model

MODULE Rocket

Extends Sequences, instructions, FiniteSets, Integers, TLC

VARIABLES currCycle, stage\_1, stage\_2, stage\_3, stage\_4, stage\_5, stage\_6


Init  $\triangleq$   $\wedge \text{stage\_1} = [s1\_pc] \rightarrow \text{empty}$   
 $\wedge \text{stage\_2} = [s2\_pc] \rightarrow \text{empty}$   
 $\wedge \text{stage\_3} = [\text{buf\_pc}] \rightarrow \text{empty},$   
 $\text{buf\_data} \rightarrow \text{empty}$   
 $\wedge \text{currCycle} = 0$   
 $\wedge \text{prog} = [\text{rest}] \rightarrow \text{Program}, \text{exec} \rightarrow \ll \langle \rangle \gg]$

PipNext  $\triangleq \text{LET } \text{nxt} == \text{next\_instr}(\text{prog}) \text{ IN}$   
 $\wedge \text{stage\_1}' = [s1\_pc] \rightarrow \text{nxt}$   
 $\wedge \text{stage\_2}' = [s2\_pc] \rightarrow \text{stage\_1.s1\_pc}$   
 $\wedge \text{stage\_3}' = [\text{buf\_pc}] \rightarrow \text{stage\_2.s2\_pc},$   
 $\text{buf\_data} \rightarrow \text{stage\_2.s2\_pc}$   
 $\wedge \text{currCycle}' = \text{currCycle} + 1$   
 $\wedge \text{prog}' = [\text{exec}] \rightarrow \text{nxt}, \text{rest} \rightarrow \text{rest\_instr}(\text{prog})]$

Next  $\triangleq \text{PipNext}_ \ll \text{Variables} \gg$

# Specification TLA<sub>+</sub>: Formal Control Logics

- Control logics address signals that ensure
  - Flow** in pipeline stages: instructions patterns
  - Pipeline status**: stall, bypass ...



# Rocket Processor: TLA+ Specification Model


- Next  $\triangleq$  PipNext  $\vee$  PipStall

## Instructions Representation

MODULE Instruction

VARIABLES prog

```
instrs == {[type|->"lw-RR",
             RD|->"RD",
             RS1|->"rs1",
             RS2|->"rs2",
             conds|->{}],
           [type|->"bne-RR",
             RD|->"empty",
             RS1|->"rs1",
             RS2|->"rs2",
             conds|->{"cond"}]}
```



Pipeline status : Stalling logics for memory access

## Rocket Hardware TLA+ Formal Model

MODULE Rocket

Extends Sequences, instructions, FiniteSets, Integers, TLC

VARIABLES currCycle, stall\_delay, stage\_1, stage\_2, stage\_3, stage\_4, stage\_5, stage\_6

—bypass condition

bypass == stage\_3.buf\_pc.inst.RS1 = stage\_6.wb\_reg\_pc.inst.RD

—control condition

stall == stage\_5.mem\_reg\_pc.inst.type = "lw-RR"

$\vee$  stage\_5.mem\_reg\_pc.inst.type = "sw-RR"

stall\_cond ==  $\wedge$ stall

$\wedge$ stall\_delay < 5

PipNext  $\triangleq$   $\wedge$ stall\_cond

$\wedge$ .....

$\wedge$ stage\_4' = [ex\_reg\_pc|->stage\_3.buf\_pc,

ex\_reg\_rs0|->IFbypass

THEN stage\_6.wb\_reg\_wdata

ELSE stage\_2.s2\_pc]

$\wedge$ stage\_6' = [wb\_reg\_wdata|->IFcond

THEN stage\_5.mem\_reg\_pc,

ELSE stage\_5.mem\_reg\_wdata]

$\wedge$ currCycle' = currCycle + 1

$\wedge$ stall\_delay' = 0

PipStall  $\triangleq$  stall\_cond

$\wedge$ stage\_6' = [wb\_reg\_pc|->empty,

wb\_reg\_wdata|->empty]

$\wedge$ currCycle' = currCycle + 1

$\wedge$ stall\_delay' = stall\_delay + 1


$\wedge$ UNCHANGED << stage\_1, stage\_2, stage\_3, stage\_4, stage\_5, prog >>

# Outline

- 1 Context and Motivation
- 2 Automatic Construction of Abstract Pipeline Models
- 3 Formal TLA+ Specification of Abstract Pipeline Model
- 4 Formal Verification of Timing Anomalies**
- 5 Conclusion and Future Work

# Timing Anomalies Intuition

- Timing anomalies complicates the **WCET** analysis
- Timing anomalies detection needs two variations of the same program execution (same sequence of instructions)




→ Formal TLA+ timing anomalies modeling requires:

- Formal Model: HW/SW
- Variability Notions: **local/global**
- Two **Program** Traces



# Timing Anomalies TLA+ Specification



- State Variable: **asi** =  

$$[\mathbf{delta} | - > [n \in 1..2 | - > 0],$$

$$\mathbf{ET} | - > [n \in 1..2 | - > 0],$$
- Extended Pipeline Specification:  

$$\mathbf{Next} \triangleq \mathbf{PipNext} \vee \mathbf{PipStall} \vee \mathbf{Reload} \vee \mathbf{Other}$$
- Property:  

$$\sim (\mathbf{asi.delta}[1] < \mathbf{asi.delta}[2] \wedge \mathbf{asi.ET}[1] > \mathbf{asi.ET}[2])$$

# TLA+ Program Specification

- Local variations: set of instruction latencies in execute stage (**latency**)
- Extended asi variable: **asi** =  
    **pcid** | - > **Program.did**,  
    **pathid** | - > **Program.fst**

---

## Rocket Timing Anomalies : TLA+ Program

---

```
Program <- [ fst |-> « [pc |-> 1, type |-> "lw-RR", latency |-> {8,10}],  
          [pc |-> 2, type |-> "add-RR", latency |-> {1,2} ],  
          [pc |-> 3, type |-> "bne-RR", latency |-> {5,8}]] »,
```

```
    snd |-> « [pc |-> 1, type |-> "lw-RR", latency |-> {8,10}],  
          [pc |-> 2, type |-> "add-RR", latency |-> {4,3}],  
          [pc |-> 3, type |-> "bne-RR", latency |-> {5,8}]] »,
```

```
    did |-> 2 ]
```

---

# Rocket Processor: Encoding of Timing Anomalies

TLA+ Pipeline Spec

-----Control condition-----

```

moreIns == prog.rest <<>>
condFlushPip == stage_2.s2_pc.pc = 0
    ∧ stage_5.mem_reg_pc.pc = 0
    ∧ stage_4.ex_reg_pc.pc = 0
    ∧ stage_1.s1_pc.pc = 0
    ∧ stage_3.buf_pc.pc = 0
    ∧ stage_6.wb_reg_pc.pc = 0
condFlushWB == stage_2.s2_pc.pc = 0
    ∧ stage_5.mem_reg_pc.pc = 0
    ∧ stage_4.ex_reg_pc.pc = 0
    ∧ stage_1.s1_pc.pc = 0
    ∧ stage_3.buf_pc.pc = 0
condReload == ∧ asi.pathid = 1 ∧ moreIns ∧ condFlushPip
condOther == ∧ asi.pathid = 2 ∧ moreIns ∧ condFlushPip

PipNext ≜ ∃ latency ∈ stage_2.s2_pc.latency :
    .....
    ∧ asi' = IF condFlushWB ∧ ~ moreIns
    THEN [asi EXCEPT!.ET[asi.pathid] = currCycle + 1]
    ELSEIF [asi.pcid = stage_3.buf_pc.pcid]
    THEN [asi EXCEPT!.delta[asi.pathid] =
    stage_3.buf_pc.latency + asi.delta[asi.pathid]]
    ELSE asi

Reload ≜ ∧ condReload ∧ asi' = [asi EXCEPT!.pathid = 2]

Other == ∧ condOther ∧ asi' = asi
  
```

Update ET

Update Delta

# Rocket Processor: Timing Anomalies Verification Results

- Cycle = 21
- **asi** = [delta  $\mapsto$  «1, 3», ET  $\mapsto$  «25, 21»]

# Outline

- 1 Context and Motivation
- 2 Automatic Construction of Abstract Pipeline Models
- 3 Formal TLA+ Specification of Abstract Pipeline Model
- 4 Formal Verification of Timing Anomalies
- 5 Conclusion and Future Work**

# Conclusion and Future Work

- **Contributions**

- Workflow to formally verify timing properties
- Automatic generation of datapath pipeline model of RISC-V Chisel-based processors
- Generate the TLA+ formal model from abstract pipeline model
- Integrate the TLA+ formal model into the formal detection of timing anomalies procedure with TLC model checker

- **On going work**

- Apply the workflow on other RISC-V processors for timing analysis
- Add several functional units on pipeline models to extend the detection of timing anomalies analysis

# References I

- [AHJ18] Mihail Asavoaie, Belgacem Ben Hedia, and Mathieu Jan. “Formal Executable Models for Automatic Detection of Timing Anomalies”. In: *WCET 2018*. Vol. 63. 2018, 2:1–2:13.
- [Ben+22a] Samira Ait Bensaid et al. “Deriving Pipeline Models for Timing Analysis from High-Level HDL Processor Designs”. In: *MEMOCODE*. Submitted. 2022.
- [Ben+22b] Samira Ait Bensaid et al. “Work in Progress: Automatic Construction of Pipeline Datapaths from High-Level HDL Code”. In: *RTAS-BP*. To appear. 2022.
- [Bin+20] Benjamin Binder et al. “Scalable Detection of Amplification Timing Anomalies for the Superscalar TriCore Architecture”. In: *FMICS*. 2020.
- [Sam+22] Benjamin Binder Samira Ait Bensaid et al. “Formal Processor Modeling for Analyzing Safety and Security Properties”. In: *ERTS*. To appear. 2022.