

Formal models for monotonic pipeline architectures

J.-P. Bodeveix, A. Bonenfant, T. Carle,
M. Filali, C. Rochange
IRIT Université de Toulouse France

TLA+ Community Meeting
May 4, 2025
Co-located with ETAPS 2025 in Hamilton, Ontario
Canada

Table of Contents

- 1 Hardware Context
- 2 A generic architecture model
- 3 Properties
- 4 Experimentations
- 5 Conclusion

Plan

- 1 Hardware Context
- 2 A generic architecture model
- 3 Properties
- 4 Experimentations
- 5 Conclusion

Real time systems

- Design, validation, certification.
- Hardware architectures.
- Accurate and *safe* Worst-Case Execution Time (WCET) bounds.

Issues

- Architectures to make tractable analyses.
- Validation of Architecture properties and assumptions.

Pipelined architectures




Figure: Execution of a 4-instruction sequence in a 4-stage pipeline. In this example, instruction I_2 depends on instruction I_1 which has a latency of 2 cycles in the EXECUTE stage. As a result, the execution of instruction I_2 is delayed by one cycle.




Figure: Hahn/Reineke architecture




Figure: Minotaur architecture

Architectures timing anomalies

- A timing anomaly occurs when the usual assumptions to make analyses tractable are broken.
- example of a usual assumption:
 - a cache hit leads to a globally faster execution time.
 - a cache miss leads to a globally slower execution time.
- example of an anomaly:
 - a cache hit leads to a a globally *slower* execution time.
 - a cache miss leads to a globally *faster* execution time.

Basic anomalies:

- counter-intuitive anomaly.
- amplification anomaly.

PROTIPP project

Framework for the development of trustworthy generic hardware architectures

- basic components for absence of anomaly proofs.
- Use of the “right” tool for an easy development based of formal methods:
 - development: Event-B,
 - proofs: Coq, Isabelle HOL, TLA⁺, Event-B,
 - model checking: TLA⁺,
 - simulation (small): Coq.

Plan

- 1 Hardware Context
- 2 **A generic architecture model**
 - Static architecture
 - Dynamic architecture
 - The generic transition system
- 3 Properties
- 4 Experimentations
- 5 Conclusion

Instructions and Stages

- Instructions are finite and totally ordered.
- Stages are finite, partially ordered and well-founded.
- The pipeline is modelled as an acyclic stage graph.
- To each instruction is assigned a path over this graph. *pre* is the first (virtual) stage, *post* is the last(virtual) stage.
- Delays:
 - Each stage is characterized by a given computation delay.
 - When visiting a stage, an instruction can access memory. This access can be a hit or a miss with given delays.

```
----- MODULE Archi_stat -----  
EXTENDS FiniteSets, Naturals, Misc, Sequences, SequencesExt  
  , WellFoundedInduction  
CONSTANTS Stage, Inst, path, graph_TC, pre, post, mem, lat_st, lat_h,  
  lat_m  
ASSUME f_Stage  $\triangleq$  IsFiniteSet(Stage)  
ASSUME f_Inst  $\triangleq$  IsFiniteSet(Inst)  
ASSUME path_ty  $\triangleq$  path  $\in$  [Inst  $\rightarrow$  Seq(Stage)]  
ASSUME graph_TC_ty  $\triangleq$  graph_TC  $\in$  SUBSET (Stage  $\times$  Stage)  
ASSUME graph_TC_Trans  $\triangleq$  IsTransitivelyClosedOn(graph_TC, Stage)  
(* ASSUME graph_TC_Order  $\triangleq$  IsWellFoundedOn(graph_TC, Stage) *)  
ASSUME graph_path_min  $\triangleq$   
   $\forall e1, e2, b \in \text{Stage}, i \in \text{Inst}: \langle e1, e2 \rangle \in \text{graph\_inst}(\text{path}, i)$   
     $\Rightarrow (e2 \# \text{post} \Rightarrow (\langle b, e2 \rangle \in \text{graph\_TC} \Rightarrow \langle b, e1 \rangle \in \text{graph\_TC} \vee b = e1$   
  ))  
ASSUME graph_archi  $\triangleq$  graph(path, Inst)  $\subseteq$  graph_TC
```

Generic sub-architectures

- at most one instruction by stage, no Join : (Hahn/Reineke).
- queues between stages, one fork-join (Minotaur)




Figure: Hahn/Reineke architecture




Figure: Minotaur architecture

Instructions move over the pipeline

- Instructions move between stages in a synchronous way.
- The global move is done according to node capacity and their readiness (e.g. termination of the current instruction).
- The move is maximal.

Remark: synchronous concurrency: deterministic.

```
----- MODULE Archi_dyn -----  
EXTENDS Misc, Archi_stat, SequencesExt  
CONSTANTS ready, hit  
(*  
ASSUME ready_ty  $\triangleq$  ready  $\in$  [(TimedState  $\times$  Inst)  $\rightarrow$  BOOLEAN]  
ASSUME ready_pre  $\triangleq$   
   $\forall$  St  $\in$  TimedState:  $\forall$  r  $\in$  Inst:  
    wd_St(St)  $\Rightarrow$  ( $\{i \in$  Inst: stage(St,i) = pre $\} \# \emptyset$   
       $\Rightarrow$  (ready[St,r]  $\Rightarrow$  r = Min( $\{i \in$  Inst: stage(St,i) = pre $\}$ )))  
ASSUME ready_post  $\triangleq$   $\forall$  St  $\in$  TimedState, i  $\in$  Inst:  
  wd_St(St)  $\Rightarrow$  (stage(St,i) = post  $\Rightarrow$   $\neg$  (ready[St,i] ) )  
ASSUME ready_cnt  $\triangleq$   $\forall$  St  $\in$  TimedState, i  $\in$  Inst:  
  wd_St(St)  $\Rightarrow$  (ready[St,i]  $\Rightarrow$  cnt(St,i) = 0)
```

The basic transition

```
next_cnt(St,i)  $\triangleq$  IF cnt(St,i) > 0 THEN cnt(St,i) - 1 ELSE cnt(St,i)
```

```
Cycle[St  $\in$  TimedState]  $\triangleq$  (* synchronous move *)
```

```
  [i  $\in$  Inst  $\mapsto$ 
```

```
    IF stage(St,i) = post THEN St[i]
```

```
    ELSE IF ready[St,i]  $\wedge$  willbefree [ St, next_stage(stage(St,i), i) ] THEN
```

```
       $\langle$ ix(St,i) + 1, lat_p(next_stage (stage(St,i), i), i)  $\rangle$ 
```

```
    ELSE  $\langle$ ix(St,i) , next_cnt(St,i)  $\rangle$  (* compute or stall *)
```

```
  ]
```

(Hahn/Reineke).

$$\begin{aligned} \text{willbefree } [St \in \text{TimedState}, st \in \text{Stage}] &\triangleq \\ &\wedge \text{wd_St}(St) \\ &\wedge \forall st = \text{post} \\ &\quad \vee \neg (\exists i \in \text{Inst}: \text{stage}(St,i) = st) \\ &\quad \vee \exists i \in \text{Inst}: \\ &\quad \quad \wedge \text{stage}(St,i) = st \\ &\quad \quad \wedge \text{ready}[St,i] \\ &\quad \quad \wedge \text{willbefree } [St, \text{next_stage}(st,i)] \end{aligned}$$

(Hahn/Reineke).

Remark. The definition relies on the wellfoundedness of stages.

The transition system

```
----- MODULE ts -----  
EXTENDS Naturals, Sequences, Archi_dyn  
  
VARIABLES clock, state  
  
vars  $\triangleq$   $\langle$  clock, state  $\rangle$   
  
Init  $\triangleq$  clock = 0  $\wedge$  state = Pre (* [i  $\in$  Inst  $\mapsto$   $\langle$ 1,0 $\rangle$ ] *)  
  
Next  $\triangleq$   
   $\wedge$  state' = Cycle[state]  
   $\wedge$  clock' = IF state' = state THEN clock  
             ELSE clock + 1
```

Remark: The clock is for trace readability.

Plan

- 1 Hardware Context
- 2 A generic architecture model
- 3 Properties**
 - State ordering
 - Basic properties
 - Monotonicity property
- 4 Experimentations
- 5 Conclusion

State ordering

(* progress order over instructions stages and counters *)

$$St1_C1 \sqsubseteq St2_C2 \triangleq$$

$$\langle St1_C1[1], St2_C2[1] \rangle \in graph_TC$$

$$\forall (St1_C1[1] = St2_C2[1] \wedge St1_C1[2] \geq St2_C2[2])$$

$$St1_C1 \sqsubseteq St2_C2 \triangleq St1_C1 \sqsubseteq St2_C2 \wedge \neg St2_C2 \sqsubseteq St1_C1$$

(* Pipeline state progress *)

$$St1 \preceq St2 \triangleq$$

$$\forall i \in Inst: \langle stage(St1,i), cnt(St1,i) \rangle \sqsubseteq \langle stage(St2,i), cnt(St2,i) \rangle$$

$$St1 \prec St2 \triangleq St1 \preceq St2 \wedge \neg St2 \preceq St1$$

(Hahn/Reineke).

Positive progress (1)

Functional definitions

$$\text{inorder_exp}(i, j, \text{st}_i, \text{st}_j) \triangleq \text{st}_j \# \text{post} \Rightarrow (\langle \text{st}_i, \text{st}_j \rangle \in \text{graph_TC} \Rightarrow j < i)$$
$$\text{inorder}(\text{St}) \triangleq \forall i, j \in \text{Inst}: \text{ix}(\text{St}, i) \in \text{steps}(i) \wedge \text{ix}(\text{St}, j) \in \text{steps}(j) \\ \Rightarrow \text{inorder_exp}(i, j, \text{stage}(\text{St}, i), \text{stage}(\text{St}, j))$$
$$\text{inP}(\text{St}) \triangleq \{i \in \text{Inst}: \text{stage}(\text{St}, i) \# \text{post}\}$$
$$\text{farthest}(\text{St}) \triangleq \text{Min}(\text{inP}(\text{St}))$$
$$\text{Inv_Min}(\text{St}) \triangleq$$

- $\vee \text{inP}(\text{St}) = \emptyset$
- $\vee \text{LET } n_st_m \triangleq \text{next_stage}(\text{stage}(\text{St}, \text{farthest}(\text{St})), \text{farthest}(\text{St})) \text{ IN } \\ n_st_m = \text{post} \vee \neg (\exists i \in \text{Inst}: \text{stage}(\text{St}, i) = n_st_m)$

Positive progress (2)

Dynamic properties

LEMMA $\text{next_stage_farthest} \triangleq \forall \text{St} \in \text{TimedState}:$

$\wedge \text{wd_St}(\text{St}) \wedge \text{inorder}(\text{St})$

$\wedge \text{inP}(\text{St}) \neq \emptyset$

$\wedge \text{next_stage}(\text{stage}(\text{St}, \text{farthest}(\text{St})), \text{farthest}(\text{St})) \neq \text{post}$

$\Rightarrow \neg (\exists i \in \text{Inst} : \text{stage}(\text{St}, i) = \text{next_stage}(\text{stage}(\text{St}, \text{farthest}(\text{St})), \text{farthest}(\text{St})))$

LEMMA $\text{STABLE_Inv_Min} \triangleq \forall \text{St} \in \text{TimedState}:$

$\text{wd_St}(\text{St}) \wedge \text{inorder}(\text{St}) \wedge \text{Inv_Min}(\text{St}) \Rightarrow \text{Inv_Min}(\text{Cycle}[\text{St}])$

THEOREM $\text{PositiveProgress} \triangleq \forall \text{St} \in \text{TimedState}:$

$\wedge \text{wd_St}(\text{St}) \wedge \text{inorder}(\text{St}) \wedge \text{Inv_Min}(\text{St})$

$\wedge \text{inP}(\text{St}) \neq \emptyset$

$\Rightarrow \text{St} \prec \text{Cycle}[\text{St}]$

Monotonicity (1)

CONSTANTS hit1, hit2

ASSUME hit1_ty \triangleq hit1 \in [Inst \rightarrow Seq(BOOLEAN)]

ASSUME path_hit1 \triangleq $\forall i \in$ Inst: Len(hit1[i]) = Len(path[i])

ASSUME hit2_ty \triangleq hit2 \in [Inst \rightarrow Seq(BOOLEAN)]

ASSUME path_hit2 \triangleq $\forall i \in$ Inst: Len(hit2[i]) = Len(path[i])

ASSUME hit2_hit1 \triangleq

$\forall i \in$ Inst: $\forall k \in$ **DOMAIN** (path[i]): hit2[i][k] \Rightarrow hit1[i][k]

Monotonicity (2)

Inst1 \triangleq **INSTANCE** ts **WITH**
clock \leftarrow clock1,
hit \leftarrow hit1,
state \leftarrow state1

Inst2 \triangleq **INSTANCE** ts **WITH**
clock \leftarrow clock2,
hit \leftarrow hit2,
state \leftarrow state2

THEOREM monotonicity \triangleq
 \wedge HR_Invariant(state1)
 \wedge HR_Invariant(state2)
 \wedge state2 \preceq state1 \Rightarrow Cycle[state2] \preceq Cycle[state1]

Comments

The monotonicity is based on a generic invariant:

- Mutual exclusion inside a stage.
- Inorder property.
- general assumption about the ready predicate of specific invariant for HR architecture.

(under study)

Plan

- 1 Hardware Context
- 2 A generic architecture model
- 3 Properties
- 4 Experimentations**
 - Hahn-Reineke case study
 - Minotaur case study
- 5 Conclusion

Hahn-Reineke architecture

- Features:
 - At most one instruction on a stage.
 - No join node.
- First development in Event-B.
- Mechanization in Isabelle-HOL and TLA⁺.

Plan

- 1 Hardware Context
- 2 A generic architecture model
- 3 Properties
- 4 Experimentations
- 5 Conclusion**

Conclusion (1)

- A generic architecture.
- Mechanization of the Hahn/Reineke case study.
 - Expression and proof of most of the properties over a generic architecture.
 - The case study is an instance of the generic architecture.
- Future work: Minotaur case study.
 - Stages have fifos.
 - Join node (scoreboard).
 - Architecture optimizations.

Conclusion (2)

- Formalization of a generic hardware pipeline environment for *experimentation*.
- Formalization of some hardware concepts and their properties over the experimentation environment.
 - Formalization of the necessary (or some sufficient) assumptions to prove these properties
 - Validation through model checking or simulation.

generic invariants