

A generic hardware in-order pipeline architecture model to capture key temporal properties

J.-P. Bodeveix, A. Bonenfant, T. Carle,
M. Filali, C. Rochange, L. Sylvestre
IRIT CNRS-Université de Toulouse FRANCE

TLA+ Community Meeting April 12, 2026
Co-located with ETAPS 2026
in Torino - ITALY

Table of Contents

- 1 Hardware context (2025)
- 2 Towards an abstract pipeline model
- 3 The generic architecture model
- 4 Pipeline basic properties
- 5 Conclusion and perspectives

Plan

- 1 Hardware context (2025)
- 2 Towards an abstract pipeline model
 - System view
 - Untimed non-deterministic pipeline model
 - A timed deterministic pipeline model
- 3 The generic architecture model
 - Basic traversal
 - A scoreboard abstraction
- 4 Pipeline basic properties
- 5 Conclusion and perspectives

Real time systems

- design, validation, certification.
- accurate and *safe* Worst-Case Execution Time (WCET) bounds.
- hardware aspects
 - architectures to make tractable analyses
 - validation of architectural properties

Timing anomalies

- A timing anomaly occurs when the usual assumptions to make analyses tractable are broken.
- examples of usual assumptions:
 - a cache hit leads to a globally faster execution.
 - a cache miss leads to a globally slower execution.
- examples of anomalies:
 - a cache hit leads to a a globally *slower* execution.
 - a cache miss leads to a globally *faster* execution.

Basic anomalies:

- counter-intuitive anomaly.
- amplification anomaly.

Plan

- 1 Hardware context (2025)
- 2 **Towards an abstract pipeline model**
 - System view
 - Untimed non-deterministic pipeline model
 - A timed deterministic pipeline model
- 3 The generic architecture model
 - Basic traversal
 - A scoreboard abstraction
- 4 Pipeline basic properties
- 5 Conclusion and perspectives

Towards an abstract pipeline model

- System view
- Untimed non-deterministic pipeline model
- Timed deterministic pipeline model
- Basic properties

System view


Static architecture features

- The pipeline is an acyclic graph of stages
- Each stage has a capacity and a latency
- Some stages are connected to the memory
- Memory access is exclusive.

Dynamic architecture features


- A program is a sequence of instructions.
- Each instruction follows a path over the pipeline stages.
- Each instruction has a latency on each stage.

Static Architecture features



- nodes have capacities.
- exclusion nodes (bus, memory).
- IS is the **Fork**, CO is the **Join**.

Dynamic architecture features (1)



stage	running	fifo
pre	×	$\langle 2, 3, 4, 5 \rangle$
IF	1	$\langle \rangle$
IS	×	$\langle \rangle$
...	×	$\langle \rangle$

Dynamic architecture features (2)

A(?) subset of runnings is selected and free their respective stage either by leaving or by staying. **Then, the move has to:**


- respect the capacity of stages.
- be in order.
- respect stage exclusion.
- not interrupt the remaining runnings (no preemption).
- be maximal.
- and *deterministic*.

Dynamic architecture features (3)

$\{1\} \subseteq \{1\}$ is selected.

1 leaves IF and becomes running on IS.


2 leaves pre and becomes running on IF.



Dynamic architecture features (4)

$\{1\} \subseteq \{1, 3\}$ is selected.

1 leaves IS and becomes running on MUL1.
2 leaves IF and becomes running on IS.



A timed deterministic pipeline model

- A *global clock* counts the processors cycles. Each instruction has a *count*.
- When elected a running has its *count* initialized to its given latency on its current stage. It will be decremented at each tick of the clock.
- **The subset** of selected runnings are exactly those with their *count* equal to 0.

A timed deterministic pipeline model

- The choice is deterministic.
- The move is deterministic.
- \rightsquigarrow The pipeline model is deterministic.

Plan

- 1 Hardware context (2025)
- 2 Towards an abstract pipeline model
 - System view
 - Untimed non-deterministic pipeline model
 - A timed deterministic pipeline model
- 3 The generic architecture model**
 - Basic traversal
 - A scoreboard abstraction
- 4 Pipeline basic properties
- 5 Conclusion and perspectives

Pipeline graph normal form




Figure: Pipeline graph normal form.

Path decomposition

ASSUME $Stages_partition \triangleq$

$$\begin{aligned}
 Stages = & (\{pre\} \cup Range(prefix) \cup \{fork\}) \\
 & \cup (\text{UNION } \{Range(spl[b]) : b \in \text{DOMAIN } spl\}) \\
 & \cup \{join\} \\
 & \cup (\text{UNION } \{Range(suf[s]) : s \in \text{DOMAIN } suf\}) \\
 & \cup \{post\})
 \end{aligned}$$

$route \triangleq [at_fork : \text{DOMAIN } spl, at_join : \text{DOMAIN } suf, \dots$

$route2path(r) \triangleq$

$$\begin{aligned}
 & \langle pre \rangle \circ prefix \circ \langle fork \rangle \\
 & \quad \circ spl[r.at_fork] \circ \langle join \rangle \\
 & \quad \circ suf[r.at_join] \circ \langle post \rangle
 \end{aligned}$$

Basic traversals

- At each cycle, a move along the pipeline is a **global** operation over stages:
 - stage allocation (willbefree [RH20,GCRCP22])
 - join advance [GCRCP22]
- How to unwind this basic recursive procedure call ?
 - ↪ study of a global *right to left traversal: from post to pre*

Scoreboard abstraction

- From right to left the traversal is generally deterministic: for each stage, *but the join*, the predecessor is unique.
- The (abstract) role of the scoreboard is to determine which is the *current* predecessor.
 - Each instruction carries a bounded reorder counter (\neq unbounded instruction number).
 - Instructions are tagged at the fork stage and controlled at the join stage.

$$SCB \triangleq \begin{bmatrix} i_roc : Nat & \text{input reorder counter} \\ , o_roc : Nat & \text{output reorder counter} \\ \end{bmatrix}$$

Plan

- 1 Hardware context (2025)
- 2 Towards an abstract pipeline model
 - System view
 - Untimed non-deterministic pipeline model
 - A timed deterministic pipeline model
- 3 The generic architecture model
 - Basic traversal
 - A scoreboard abstraction
- 4 **Pipeline basic properties**
- 5 Conclusion and perspectives

Pipeline basic properties

$$\begin{aligned} Insts_partition &\triangleq \\ &\wedge (\text{UNION } \{ Insts_on(St, st) : st \in Stages \}) = Insts \\ &\wedge \forall st1, st2 \in Stages : \\ &\quad Insts_on(St, st1) \cap Insts_on(St, st2) \neq \{\} \implies st1 = st2 \end{aligned}$$

$$Cap \triangleq \forall st \in Stages : Len(St.on[st].fifo) \leq cap[st]$$

$$\begin{aligned} mem_access(st) &\triangleq \\ &\wedge st \in StMem \\ &\wedge St.on[st].running \in Insts \\ &\wedge st \notin hit[St.on[st].running] \end{aligned}$$

$$\begin{aligned} Mutex_mem &\triangleq \forall st_i, st_j \in Stages : \\ &mem_access(st_i) \wedge mem_access(st_j) \implies st_i = st_j \end{aligned}$$

Basic safety property (1)




Figure: Auxiliary ordered reconstruction.

Basic safety property (2)

$ordered_rec \triangleq$ auxiliary ordered reconstruction

$norm(St.on[join].fifo)$ implicit order of the join fifo

- $spl2fifo(St)$ fifo reconstruction over Split stages
thanks to reorder counters provided
by the scoreboard abstraction
- $fifos_pre_prefix_fork(St)$ implicit order over the linear fifos

Basic safety property (3)




Figure: Full Reconstruction.

Basic safety property (4)

$No_loss \triangleq$

LET $suf_stages \triangleq$ UNION ($\{Range(suf[s]) : s \in DOMAIN\ suf\}$) IN

$\wedge ordered_rec =$

$SubSeq(fifo_Init, Len(fifo_Init) - Len(ordered_rec) + 1, Len(fifo_Init))$

$\wedge (BagUnion(\{ToBag(norm(St.on[s].fifo)) : s \in suf_stages\}))$

\oplus

$ToBag(norm(St.on[post].fifo))$

$= ToBag(SubSeq(fifo_Init, 1, Len(fifo_Init) - Len(ordered_rec)))$

Basic liveness property

Liveness property: Termination is eventually reached and stable.

$pipe_Termination \triangleq$

$$\diamond \square (\wedge \forall st \in Stages : st \neq post \implies St.on[st].fifo = \langle \rangle \text{ no garbage} \\ \wedge \forall st \in Stages : St.on[st].cnt = 0 \text{ no interrupt} \\ \wedge ToBag(St.on[post].fifo) = ToBag(fifo_Init) \text{ no loss} \\)$$

Plan

- 1 Hardware context (2025)
- 2 Towards an abstract pipeline model
 - System view
 - Untimed non-deterministic pipeline model
 - A timed deterministic pipeline model
- 3 The generic architecture model
 - Basic traversal
 - A scoreboard abstraction
- 4 Pipeline basic properties
- 5 Conclusion and perspectives

Conclusion and perspectives

- Development of a TLA⁺ pipeline model:
 - Fruitful (animated) interaction with the hardware team
 ↪ better global view of the protocol.
 - TLA⁺ expressive power
 - Proof engineering in progress
- Future work:
 - More detailed mechanism modeling (e.g., scoreboard)
 - Refinement toward implementation-level model
 - Improved timing accuracy of the model